Diagonal 6.67 mm (Type 1/2.7) Frame Readout CCD Image Sensor with a Square Pixel for Color Cameras

## Description

The ICX432DQ is a diagonal 6.67 mm (Type 1/2.7) interline CCD solid-state image sensor with a square pixel array and 3.24 M effective pixels. Adoption of a 3 -field readout system ensures small size and high performance. This chip features an electronic shutter with variable charge-storage time.
R, G, B primary color mosaic filters are used as the color filters, and at the same time high sensitivity and low dark current are achieved through the
 adoption of Super HAD CCD technology.
This chip is suitable for applications such as electronic still cameras, etc.

## Features

- Supports frame readout system
- High horizontal and vertical resolution
- Supports high frame rate readout mode : 30 frames/s, AF mode : 60 frames/s, 50 frames/s
- Square pixel
- Horizontal drive frequency: 24.3 MHz
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- R, G, B primary color mosaic filters on chip
- High sensitivity, low dark current
- Continuous variable-speed shutter


Optical black position (Top View)

- Excellent anti-blooming characteristics
- 18-pin high-precision plastic package


## Device Structure

- Interline CCD image sensor
- Total number of pixels: $2140(\mathrm{H}) \times 1560(\mathrm{~V})$ approx. 3.34 M pixels
- Number of effective pixels: $2088(\mathrm{H}) \times 1550(\mathrm{~V})$ approx. 3.24 M pixels
- Number of active pixels: $2080(\mathrm{H}) \times 1542(\mathrm{~V})$ approx. 3.21 M pixels diagonal 6.667 mm
- Number of recommended recording pixels:
$2048(\mathrm{H}) \times 1536(\mathrm{~V})$ approx. 3.15 M pixels diagonal 6.592 mm aspect ratio $4: 3$
- Chip size:
$6.10 \mathrm{~mm}(\mathrm{H}) \times 4.95 \mathrm{~mm}(\mathrm{~V})$
- Unit cell size: $\quad 2.575 \mu \mathrm{~m}(\mathrm{H}) \times 2.575 \mu \mathrm{~m}(\mathrm{~V})$
- Optical black: Horizontal $(\mathrm{H})$ direction: Front 4 pixels, rear 48 pixels

Vertical (V) direction: Front 8 pixels, rear 2 pixels

- Number of dummy bits: Horizontal 28

Vertical 1 (3rd field only)

- Substrate material: Silicon


## Super HAD CCD тм $^{\text {т }}$

* Super HAD CCD is a trademark of Sony Corporation. The Super HAD CCD is a version of Sony's high performance CCD HAD (HoleAccumulation Diode) sensor with sharply improved sensitivity by the incorporation of a new semiconductor technology developed by Sony Corporation.

[^0]
## Block Diagram and Pin Configuration

(Top View)


Note) $\qquad$ Photo sensor

Pin Description

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
| :---: | :--- | :--- | :---: | :--- | :--- |
| 1 | V $\phi 6$ | Vertical register transfer clock | 10 | Vout | Signal output |
| 2 | V $\phi 5 \mathrm{~B}$ | Vertical register transfer clock | 11 | VDD | Supply voltage |
| 3 | V $\phi 5 \mathrm{~A}$ | Vertical register transfer clock | 12 | $\phi R G$ | Reset gate clock |
| 4 | V $\phi 4$ | Vertical register transfer clock | 13 | GND | GND |
| 5 | V $\phi 3 \mathrm{~B}$ | Vertical register transfer clock | 14 | $\phi$ SUB | Substrate clock |
| 6 | V $\phi 3 \mathrm{~A}$ | Vertical register transfer clock | 15 | CsuB | Substrate bias ${ }^{* 1}$ |
| 7 | V $\phi 2$ | Vertical register transfer clock | 16 | VL | Protective transistor bias |
| 8 | V $\phi 1$ | Vertical register transfer clock | 17 | H $\phi 1$ | Horizontal register transfer clock |
| 9 | GND | GND | 18 | $\mathrm{H} \phi 2$ | Horizontal register transfer clock |

*1 DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of $0.1 \mu \mathrm{~F}$.

## Absolute Maximum Ratings

| Item |  | Ratings | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Against $\phi$ SUB | Vdd, Vout, $\phi$ RG - $\phi$ SUB | -40 to +12 | V |  |
|  |  | -50 to +15 | V |  |
|  |  | -50 to +0.3 | V |  |
|  |  | -40 to +0.3 | V |  |
|  | Csub - $\phi$ SUB | -25 to | V |  |
| Against $\phi$ GND | Vdd, Vout, $\phi$ RG, Csub - GND | -0.3 to +22 | V |  |
|  |  | -10 to +18 | V |  |
|  | H中1, H中2 - GND | -10 to +6.5 | V |  |
| Against $\phi$ VL |  | -0.3 to +28 | V |  |
|  |  | -0.3 to +15 | V |  |
| Between input clock pins | Voltage difference between vertical clock input pins | to +15 | V | *1 |
|  | H ${ }_{1} 1-\mathrm{H} \phi_{2}$ | -6.5 to +6.5 | V |  |
|  | $\mathrm{H}_{\phi 1}, \mathrm{H}_{\phi} 2-\mathrm{V} \phi_{6}$ | -10 to +16 | V |  |
| Storage temperature |  | -30 to +80 | ${ }^{\circ} \mathrm{C}$ |  |
| Guaranteed temperature of performance |  | -10 to +60 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating temperature |  | -10 to +75 | ${ }^{\circ} \mathrm{C}$ |  |

${ }^{*} 1+24 \mathrm{~V}$ (Max.) when clock width $<10 \mu \mathrm{~s}$, clock duty factor $<0.1 \%$.
+16 V (Max.) is guaranteed for turning on or off power supply.

Bias Conditions

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdd | 14.55 | 15.0 | 15.45 | V |  |
| Protective transistor bias | VL | *1 |  |  |  |  |
| Substrate clock | $\phi$ SUB | *2 |  |  |  |  |
| Reset gate clock | $\phi$ RG | *2 |  |  |  |  |

*1 VL setting is the VVL voltage of the vertical clock waveform, or the same voltage as the VL power supply for the V driver should be used.
*2 Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.

## DC Characteristics

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Supply current | IDD | 5.0 | 7.0 | 9.0 | mA |  |

## Clock Voltage Conditions

| Item | Symbol | Min. | Typ. | Max. | Unit | Waveform Diagram | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Readout clock voltage | Vvt | 14.55 | 15.0 | 15.45 | V | 1 |  |
| Vertical transfer clock voltage | Vvin, Vvi2 <br> Vvi3, Vvi4 | -0.05 | 0 | 0.05 | V | 2 | $\begin{aligned} & \mathrm{VvH}=(\mathrm{VvH} 1+\mathrm{VvH} 2+\mathrm{VvH} 3 \\ & +\mathrm{VvH} 4) / 2 \end{aligned}$ |
|  | VvH5, Vvh6 | -0.2 | 0 | 0.05 | V | 2 |  |
|  | VVL1, VVL2, Vvl3, Vvl4, Vvl5, Vvl6 | -8.0 | -7.5 | -7.0 | V | 2 | $\mathrm{VVL}=(\mathrm{VVL5}+\mathrm{VVL6}) / 2$ |
|  | $\mathrm{V} \phi \mathrm{v}$ | 6.8 | 7.5 | 8.05 | V | 2 | $\mathrm{V} \phi \mathrm{V}=\mathrm{Vv}$ ¢n -V vın ( $\mathrm{n}=1$ to 6 ) |
|  | VvH5 - Vvi | -0.25 |  | 0.1 | V | 2 |  |
|  | VVh6 - VVh | -0.25 |  | 0.1 | V | 2 |  |
|  | Vvih |  |  | 0.8 | V | 2 | High-level coupling |
|  | VVHL |  |  | 0.9 | V | 2 | High-level coupling |
|  | VVLH |  |  | 0.9 | V | 2 | Low-level coupling |
|  | VVLL |  |  | 0.8 | V | 2 | Low-level coupling |
| Horizontal transfer clock voltage | V $\mathrm{H}^{\text {H }}$ | 3.0 | 3.3 | 3.6 | V | 3 |  |
|  | VHL | -0.05 | 0 | 0.05 | V | 3 |  |
|  | VCR | 0.5 | 1.65 |  | V | 3 | Cross-point voltage |
| Reset gate clock voltage | V $\phi$ RG | 3.0 | 3.3 | 3.6 | V | 4 |  |
|  | Vrglh - Vrgll |  |  | 0.4 | V | 4 | Low-level coupling |
|  | Vrgl - Vrglm |  |  | 0.5 | V | 4 | Low-level coupling |
| Substrate clock voltage | Vфsub | 21.5 | 22.5 | 23.5 | V | 5 |  |

Clock Equivalent Circuit Constants

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Capacitance between vertical transfer clock and GND | Cфv1 |  | 1280 |  | pF |  |
|  | Сфуза, Сфузв, Cфv5A, Cфv5в |  | 640 |  | pF |  |
|  | Cфv2, Cфv4, Cфv6 |  | 400 |  | pF |  |
| Capacitance between vertical transfer clocks | CфV12 |  | 510 |  | pF |  |
|  | Cфv2зa, Cфv2зв, Cфv45A, Cфv45b |  | 50 |  | pF |  |
|  | Сфvза4, Сфузв4, Cфv5a6, Cфv5b6 |  | 260 |  | pF |  |
|  | Cфv61 |  | 100 |  | pF |  |
| Capacitance between horizontal transfer clock and GND | CфH1, Cфн 2 |  | 40 |  | pF |  |
| Capacitance between horizontal transfer clocks | Сфнн |  | 70 |  | pF |  |
| Capacitance between reset gate clock and GND | CфRG |  | 8 |  | pF |  |
| Capacitance between substrate clock and GND | Cфsub |  | 1000 |  | pF |  |
| Vertical transfer clock series resistor | $\mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{R}_{4}, \mathrm{R}_{6}$ |  | 60 |  | $\Omega$ |  |
|  | R3A, R5A |  | 240 |  | $\Omega$ |  |
|  | R3b, R5b |  | 80 |  | $\Omega$ |  |
| Vertical transfer clock ground resistor | Rgnd |  | 18 |  | $\Omega$ |  |
| Horizontal transfer clock series resistor | Rфн |  | 13 |  | $\Omega$ |  |



Vertical transfer clock equivalent circuit


Horizontal transfer clock equivalent circuit

## Drive Clock Waveform Conditions

(1) Readout clock waveform

(2) Vertical transfer clock waveform
(
$\mathrm{VvH}=\left(\mathrm{VvH} 1+\mathrm{VvH}_{2}+\mathrm{VvH}_{3}+\mathrm{VvH}_{\mathrm{V}}\right) / 4$
$\mathrm{VVL}=(\mathrm{VVL5}+\mathrm{VVL6}) / 2$
$\mathrm{V} \phi \mathrm{V}=\mathrm{V} \mathrm{VHn}-\mathrm{VvLn}(\mathrm{n}=1$ to 6$)$

## (3) Horizontal transfer clock waveform



Cross-point voltage for the $\mathrm{H}_{\phi 1}$ rising side of the horizontal transfer clocks $\mathrm{H} \phi 1$ and $\mathrm{H}_{\phi 2}$ waveforms is Vcr. The overlap period for twh and twl of horizontal transfer clocks $\mathrm{H} \phi 1$ and $\mathrm{H} \phi 2$ is two.
(4) Reset gate clock waveform

$V_{\text {rglh }}$ is the maximum value and $V_{\text {rgll }}$ is the minimum value of the coupling waveform during the period from Point $A$ in the above diagram until the rising edge of RG.
In addition, Vrgl is the average value of Vrglh and Vrgll.

$$
V_{\text {RGL }}=\left(V_{\text {RGLH }}+V_{\text {RGLL }}\right) / 2
$$

Assuming $V_{\text {rgh }}$ is the minimum value during the interval with twh, then:
V $\phi$ RG $=$ VRGH - Vrgl
Negative overshoot level during the falling edge of RG is Vrglm.

## (5) Substrate clock waveform



Clock Switching Characteristics (Horizontal drive frequency: 24.3 MHz )

| Item | Symbol | twh |  |  | twl |  |  | tr |  |  | tf |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| Readout clock | $V_{T}$ | 2.63 | 2.83 |  |  |  |  |  | 0.5 |  |  | 0.5 |  | $\mu \mathrm{S}$ | During readout |
| Vertical transfer clock | V ${ }_{\phi 1}$, V ${ }_{\phi 2,}$ <br> Vфза, Vфзв, <br> V $\phi 4$, $\mathrm{V}_{\phi 5 \mathrm{~A}}$, <br> V ${ }^{5}$ 5b, $\mathrm{V} \phi 6$ |  |  |  |  |  |  |  |  |  | 15 |  | 350 | ns | When using CXD3400N |
| Horizontal transfer clock | H\$1 | 11 | 15 |  | 11 | 15 |  |  | 6.0 | 9.5 |  | 6.0 | 9.5 | ns | $\mathrm{tf} \geq \mathrm{tr}-2 \mathrm{~ns}$ |
|  | H中2 | 11 | 15 |  | 11 | 15 |  |  | 6.0 | 9.5 |  | 6.0 | 9.5 |  |  |
| Reset gate clock | $\phi R G$ | 6 | 8 |  |  | 28 |  |  | 3 |  |  | 3 |  | ns |  |
| Substrate clock | $\phi$ SUB | 2.5 | 3.02 |  |  |  |  |  |  | 0.5 |  |  | 0.5 | $\mu \mathrm{s}$ | During drain charge |


| Item | Symbol | two |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Horizontal transfer clock | $\mathrm{H} \phi 1, \mathrm{H} \phi 2$ | 10 | 15 |  | ns |  |

Spectral Sensitivity Characteristics (excludes lens characteristics and light source characteristics)


Image Sensor Characteristics (horizontal drive frequency: 24.3MHz)

| Item | Symbol | Min. | Typ. | Max. | Unit | Measurement method | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G Sensitivity | Sg | 165 | 220 | 275 | mV | 1 | 1/30s accumulation |
| Sensitivity comparison | Rr | 0.46 |  | 0.72 |  | 1 |  |
|  | Rb | 0.33 |  | 0.59 |  | 1 |  |
| Saturation signal | Vsat | 420 |  |  | mV | 2 | $\mathrm{Ta}=60^{\circ} \mathrm{C}$ |
| Smear | Sm |  | -87.5 | -80 | dB | 3 | Frame readout mode*1 |
|  |  |  | -78 | -70.5 |  |  | High frame rate readout mode |
| Video signal shading | SHg |  |  | 20 | \% | 4 | Zone 0 and I |
|  |  |  |  | 25 |  |  | Zone 0 to II' |
| Dark signal | Vdt |  |  | 10 | mV | 5 | $\mathrm{Ta}=60^{\circ} \mathrm{C}, 5.0$ frame/s |
| Dark signal shading | $\Delta \mathrm{Vdt}$ |  |  | 8 | mV | 6 | $\mathrm{Ta}=60^{\circ} \mathrm{C}, 5.0$ frame/s, ${ }^{*} 2$ |
| Line crawl G | Lcg |  |  | 3.8 | \% | 7 |  |
| Line crawl R | Lcr |  |  | 3.8 | \% | 7 |  |
| Line crawl B | Lcb |  |  | 3.8 | \% | 7 |  |
| Lag | Lag |  |  | 0.5 | \% | 8 |  |

*1 After closing the mechanical shutter, the smear can be reduced to below the detection limit by performing vertical register sweep operation.
*2 Excludes vertical dark signal shading caused by vertical register high-speed transfer.

## Zone Definition of Video Signal Shading



## Measurement System



Note) Adjust the amplifier gain so that the gain between [*A] and [ $\left.{ }^{*} \mathrm{~B}\right]$, and between $\left[{ }^{*} \mathrm{~A}\right]$ and $\left[{ }^{*} \mathrm{C}\right.$ ] equals 1. -9-

## Image Sensor Characteristics Measurement Method

## O Measurement conditions

(1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions, and the frame readout mode is used. In addition, Vsub Cont. is turned off.
(2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level $(\mathrm{OB})$ is used as the reference for the signal output, which is taken as the value of the $\mathrm{Gr} / \mathrm{Gb}$ channel signal output or the R/B channel signal output of the measurement system.
© Color coding of this image sensor \& Readout


Color Coding Diagram

## Readout modes

## 1. Readout modes list

The following readout modes are possible by driving the image sensor at the timing specifications noted in this Data Sheet.

| Mode name |  | Frame rate | Number of effective output lines |
| :--- | :--- | :---: | :---: |
| Frame readout mode | NTSC mode | 5.0 frame/s | 1550 (1st 517, 2nd 516, 3nd 517) |
|  | PAL mode | 5.0 frame/s | 1550 (1st 517, 2nd 516, 3nd 517) |
|  | NTSC mode | 30 frame/s | 258 |
|  | PAL mode | 25 frame/s | 258 |
| AF mode | NTSC mode | 60 frame/s | 96 |
|  | PAL mode | 50 frame/s | 123 |

## 2. Frame readout mode, high frame rate readout mode

| Frame readout mode |  |  | High frame rate readout mode |
| :---: | :---: | :---: | :---: |
| 1st field | 2nd field | 3rd field |  |
|  |  |  |  |

Note) Blacked out portions in the diagram indicate pixels which are not read out.

1. Frame readout mode

In this mode, all pixel signals are divided into three fields and output.
All pixel signals are read out independently, making this mode suitable for high resolution image capturing.
2. High frame rate readout mode

Output is performed at 30 frames per second by reading out 4 pixels for every 12 vertical pixels and adding 2 pixels in the horizontal CCD.
The number of output lines is 258 lines.
This readout mode emphasizes processing speed over vertical resolution.

## 3. AF

The AF mode increases the frame rate by cutting out a portion of the picture through high-speed elimination of the top and bottom of the picture in high frame rate readout mode. This mode allows $1 / 60$ s and $1 / 50$ s output, so it is effective for raising the auto focus (AF) speed.
In addition, the output line position and number of output lines are fixed. See the timing specifications for the cut-out region.

© Definition of standard imaging conditions
(1) Standard imaging condition I:

Use a pattern box (luminance: $706 \mathrm{~cd} / \mathrm{m}^{2}$, color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S ( $\mathrm{t}=1.0 \mathrm{~mm}$ ) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.
(2) Standard imaging condition II:

Image a light source (color temperature of 3200 K ) with a uniformity of brightness within $2 \%$ at all angles. Use a testing standard lens with CM500S $(t=1.0 \mathrm{~mm})$ as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.
(3) Standard imaging condition III:

Image a light source (color temperature of 3200 K ) with a uniformity of brightness within $2 \%$ at all angles. Use a testing standard lens (exit pupil distance -33 mm ) with CM500S ( $t=1.0 \mathrm{~mm}$ ) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. G Sensitivity, sensitivity comparison

Set to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of $1 / 100$ s, measure the signal outputs ( $V_{G R}, V_{G b}, V_{R}$ and $V_{B}$ ) at the center of each $\mathrm{Gr}, \mathrm{Gb}, \mathrm{R}$ and $B$ channel screen, and substitute the values into the following formulas.
$V G=(V G r+V G b) / 2$
$\mathrm{Sg}=\mathrm{V}_{\mathrm{G}} \times \frac{100}{30}[\mathrm{mV}]$
$\mathrm{Rr}=\mathrm{V}_{\mathrm{R}} / \mathrm{VG}_{\mathrm{G}}$
$R b=V_{B} / V_{G}$
2. Saturation signal

Set to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr signal output, 150 mV , measure the minimum values of the $\mathrm{Gr}, \mathrm{Gb}, \mathrm{R}$ and B signal outputs.
3. Smear

Set to the standard imaging condition III. With the lens diaphragm at F5.6 to F8, first adjust the average value of the Gr signal output to 150 mV . Measure the average values of the Gr signal output, Gb signal output, R signal output and B signal output (Gra, Gba, Ra, Ba), and then adjust the luminous intensity to 500 times the intensity with the average value of the Gr signal output, 150 mV .
After the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value ( $\mathrm{Vsm}[\mathrm{mV}]$ ) independent of the $\mathrm{Gr}, \mathrm{Gb}, \mathrm{R}$ and B signal outputs, and substitute the values into the following formula.
$\mathrm{Sm}=20 \times \log \left(\mathrm{Vsm} \div \frac{\mathrm{Gra}+\mathrm{Gba}+\mathrm{Ra}+\mathrm{Ba}}{4} \times \frac{1}{500} \times \frac{1}{10}\right)[\mathrm{dB}](1 / 10 \mathrm{~V}$ method conversion value $)$
4. Video signal shading

Set to the standard imaging condition III. With the lens diaphragm at F5.6 to F8, adjusting the luminous intensity so that the average value of the Gr signal output is 150 mV . Then measure the maximum value (Grmax $[\mathrm{mV}]$ ) and minimum value ( $\mathrm{Grmin}[\mathrm{mV}]$ ) of the Gr signal output and substitute the values into the following formula.
$\mathrm{SHg}=(\operatorname{Grmax}-\operatorname{Grmin}) / 150 \times 100[\%]$
5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature of $60^{\circ} \mathrm{C}$ and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.
6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.
$\Delta \mathrm{Vdt}=\mathrm{Vdmax}-\mathrm{Vdmin}[\mathrm{mV}]$
7. Line crawl

Set to the standard imaging condition II. Adjusting the luminous intensity so that the average value of the Gr signal output is 150 mV , and then insert $\mathrm{R}, \mathrm{G}$ and B filters and measure the difference between $G$ signal lines ( $\Delta \mathrm{GIr}, \Delta \mathrm{Glg}, \Delta \mathrm{Glb}[\mathrm{mV}]$ ) as well as the average value of the G signal output (Gar, Gag, Gab). Substitute the values into the following formula.
$\mathrm{Lci}=\frac{\Delta \mathrm{Gli}}{\text { Gai }} \times 100[\%](\mathrm{i}=\mathrm{r}, \mathrm{g}, \mathrm{b})$
8. Lag

Adjust the Gr signal output value generated by the strobe light to 150 mV . After setting the strobe light so that it strobes with the following timing, measure the residual signal amount (Vlag). Substitute the value into the following formula.

$$
\text { Lag }=(\text { Vlag } / 150) \times 100[\%]
$$



V3A/V3B


Light
Strobe light timing


Drive Circuit


Notes) Substrate bias control

1. The saturation signal level decreases when exposure is performed using the mechanical shutter, so control the substrate bias.
2. A saturation signal level equivalent to that for continuous exposure can be assured by connecting a VR1 grounding registor to the CCD Csub pin.
Drive timing precautions
3. Blooming occurs in modes (high frame rate readout, etc.) that do not use the mechanical shutter, so do not ground the connected VR1 resistor.
4. tf is slow, so the internally generated voltage Vsub may not drop to a sufficiently low level if the substrate bias control signal is not set to high level 30 ms before entering the exposure period and the VR1 resistor connected to the Csuв pin is not grounded.
5. The blooming signal generated during exposure in mechanical shutter mode is swept by providing two fields or more of idle transfer through vertical register high-speed sweep transfer from the time the mechanical shutter closes until sensor readout is performed. However, note that the VL potential and the $\phi$ SUB pin DC voltage sag at this time.

Drive Timing Chart (Vertical Sequence) High Frame Rate Readout Mode $\rightarrow$ Frame Readout Mode/Electronic Shutter Normal Operation


Note) High frame rate readout mode out signals of Vsub Cont. high period contain a blooming component and should therefore not be used. Apply 20 or more electronic shutter pulses at the start of exposure for the recording image.
If less than 20 pulses are applied, the electronic shutter may occur a discharge error.
NTSC/PAL Frame Readout Mode
Note) 2760 fH , however, $588 \mathrm{H}, 1176 \mathrm{H}$ and 1764 H in NTSC mode are $1500 \mathrm{clk}, 705 \mathrm{H}, 1410 \mathrm{H}$ and 2115 H in PAL mode are 960 clk .
Drive Timing Chart (Vertical Sync)
NTSC: 5.0 frame/s, PAL: 5.0 frame/s

NTSC／PAL Frame Readout Mode
Drive Timing Chart（Readout）

| ${ }_{\text {PAL }}^{\text {NTSC }}{ }_{44 \mathrm{H}}^{44 \mathrm{H}}$ |  | ｜ITITITI |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ¢i： | \％ | ${ }_{1296}$ |  | 旡：－ | 308 娄 |
|  | 1 |  |  |  |  |  |
|  |  |  | 1420 |  |  | 392 |
|  | 2 |  | 1380 |  |  | $\checkmark$ |
|  |  |  | $\stackrel{1380}{1460}$ |  |  | 350476 |
| vзA ${ }^{\text {V3B }}$ |  |  |  |  |  | ${ }_{434} 560$ |
|  |  |  |  |  |  |  |
| V4 | 4 |  |  |  |  | $\square$ |
|  |  |  | ${ }^{1254}$ |  |  |  |
| v5AV5B |  |  |  |  |  |  |
| v6 |  |  | ${ }^{1338}$ |  |  | 602 |
| ＂b＂Enlarged |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| NTSC 632H <br> PAL 749H <br> V V |  | IIITIN｜｜ |  |  |  | 308 \＃ |
|  |  | 考 |  |  |  |  |
|  | $\mathrm{V}_{1}$－ |  |  |  |  | $\stackrel{308}{\square}$ |
|  |  |  |  |  |  | 266392 |
|  | v2 |  |  |  |  | $\square$ |
|  |  |  |  |  |  | 350476 |
| VзAV3B |  |  |  |  |  | L |
|  |  |  |  |  |  | ${ }^{34} 560$ |
| v4 | v4 |  |  |  |  | 518 |
| v5Avsb |  |  |  |  |  |  |
| v6 | v6 |  | ${ }^{1338}{ }^{1420}$ |  |  | $24 \quad 602$ |

Drive Timing Chart (Readout)
NTSC/PAL Frame Readout Mode (R)
"c" Enlarged

Drive Timing Chart (High-speed Sweep Operation) NTSC/PAL Frame Readout Mode



\#3
Note) In the period of high-speed sweep operation, the rising of input clocks XV1, XV2, XV3, XV4, XV5 and XV6 to vertical transfer clock driver CD3400N should be delayed by 1 clock against the above timing chart.
모 $\ggg$
V3A/V3B
\#1

-------
¿̄'

*

Drive Timing Chart (Horizontal Sync) NTSC/PAL Frame Readout Mode

Drive Timing Chart (Vertical Sync)
NTSC/PAL High Frame Rate Readout Mode
NTSC: 30 frame/s, PAL: 25 frame/s

Note) 3004 fH , however, 270 H in NTSC mode is $2734 \mathrm{fH}, 324 \mathrm{H}$ in PAL mode is 1708 fH .
Drive Timing Chart (Readout Portion) NTSC/PAL High Frame Rate Readout Mode/AF Mode

Drive Timing Chart (Horizontal Sync) NTSC/PAL High Frame Rate Readout Mode/AF Mode

Drive Timing Chart (Vertical Sync)


Note) 3004 fH , however, 135 H in NTSC mode is 2869 clk , and 162 H in PAL mode is 2356 clk .
Drive Timing Chart (High-speed Frame Shift Operation) NTSC/PAL AF Mode

Drive Timing Chart (High-speed Frame Sweep Operation) NTSC/PAL AF Mode


## Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
a) Either handle bare handed or use non-chargeable gloves, clothes or material.

Also use conductive shoes.
b) When handling directly use an earth band.
c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
d) Ionized air is recommended for discharge when handling CCD image sensors.
e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.
2) Soldering
a) Make sure the package temperature does not exceed $80^{\circ} \mathrm{C}$.
b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.
3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operations as required, and use them.
a) Perform all assembly operations in a clean room (class 1000 or less).
b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
c) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
4) Installing (attaching)
a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7 mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)

b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
e) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)
5) Others
a) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminous objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloring of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
c) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
Unit: mm
18 pin DIP (400mil)

$\overline{G+O \mp O G^{\circ} Z} \longrightarrow \quad<\quad \varepsilon^{\circ} 0 \mp 09^{\circ} \varepsilon$




1. " $A$ " is the center of the effective image area.
The two points "B" of the package are the horizontal reference.
The point "B"' of the package is the vertical reference.

$$
\text { The bottom " } \mathrm{C} \text { " of the package, and the top of the cove }
$$ The center of the effective image area relative to " $B$ " and " $B$ "' is $(H, V)=(5.0,5.0) \pm 0.07 \mathrm{~mm}$. The rotation angle of the effective image area relative to $H$ and $V$ is $\pm 0.8^{\circ}$

6. The height from the bottom " C " to the effective image area is $1.20 \pm 0.10 \mathrm{~mm}$.

The height from the top of the cover glass " $D$ " to the effective image area is $1.30 \pm 0.15 \mathrm{~mm}$.
The tilt of the effective image area relative to the bottom "C" is less than $25 \mu \mathrm{~m}$.
The tilt of the effective image area relative to the top " D " of the cover glass is les
The tilt of the effective image area relative to the top " $D$ " of the cover glass is less than $25 \mu \mathrm{~m}$. . The thickness of the cover glass is 0.5 mm , and the refractive index is 1.5 .
9. The notch of the package is used only for directional index, that must not be used for reference of fixing.

| $\phi$ | 0.3 M |
| :--- | :--- |


| PACKAGE MATERIAL | Plastic |
| :--- | :--- |
| LEAD TREATMENT | GOLD PLATING |
| LEAD MATERIAL | 42 ALLOY |
| PACKAGE MASS | 0.5 g |
| DRAWING NUMBER | AS-C14-02(E) |


[^0]:    Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

