#### 查询IDT2305供应商

## 捷多邦,专业PCB打样工厂,24小时加急出货



## 3.3V ZERO DELAY **CLOCK BUFFER**

## **IDT2305**

### FEATURES:


- · Phase-Lock Loop Clock Distribution
- 10MHz to 133MHz operating frequency
- · Distributes one clock input to one bank of five outputs W.DZSC.COM
- Zero Input-Output Delay
- Output Skew < 250ps
- Low jitter <200 ps cycle-to-cycle</li>
- IDT2305-1 for Standard Drive
- IDT2305-1H for High Drive
- · No external RC network required
- Operates at 3.3V VDD
- Power down mode
- Available in SOIC package

## **DESCRIPTION:**

The IDT2305 is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.

The IDT2305 is an 8-pin version of the IDT2309. IDT2305 accepts one reference input, and drives out five low skew clocks. The -1H version of this device operates, up to 133MHz frequency and has a higher drive than the -1 device. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. In the absence of an input clock, the IDT2305 enters power down. In this mode, the device will draw less than 25µA, the outputs are tri-stated, and the PLL is not running, resulting in a significant reduction of power.

The IDT2305 is characterized for both Industrial and Commercial operation.






#### IDT2305 3.3V ZERO DELAY CLOCK BUFFER

#### COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

## PINCONFIGURATION



SOIC TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Max.	Unit
Vdd	Supply Voltage Range	-0.5 to +4.6	V
VI <sup>(2)</sup>	Input Voltage Range (REF)	-0.5 to +5.5	V
VI	Input Voltage Range	–0.5 to	V
	(except REF)	Vdd+0.5	
Iк (VI < 0)	Input Clamp Current	-50	mA
Io (Vo = 0 to VDD)	Continuous Output Current	±50	mA
VDD or GND	Continuous Current	±100	mA
TA = 55°C	Maximum Power Dissipation	0.7	W
(in still air) <sup>(3)</sup>			
Tstg	Storage Temperature Range	-65 to +150	°C
Operating	Operating Commercial Temperature		°C
Temperature	Range		
Operating	Industrial Temperature	-40 to +85	°C
Temperature	Range		

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

## APPLICATIONS:

- SDRAM
- Telecom
- Datacom
- PC Motherboards/Workstations
- Critical Path Delay Designs

## PINDESCRIPTION

Pin Name	Pin Number	Туре	Functional Description	
REF <sup>(1)</sup>	1	IN	Input reference clock, 5 Volt tolerant input	
CLK2 <sup>(2)</sup>	2	Out	Output clock	
CLK1 <sup>(2)</sup>	3	Out	Output clock	
GND	4	Ground	Ground	
CLK3 <sup>(2)</sup>	5	Out	Output clock	
Vdd	6	PWR	3.3V Supply	
CLK4 <sup>(2)</sup>	7	Out	Output clock	
CLKOUT <sup>(2)</sup>	8	Out	Output clock, internal feedback on this pin	

NOTES:

1. Weak pull down.

2. Weak pull down on all outputs.

## **OPERATING CONDITIONS - COMMERCIAL**

Symbol	Parameter	Min.	Max.	Unit
Vdd	Supply Voltage	3	3.6	V
TA	Operating Temperature (Ambient Temperature)	0	70	°C
Cl	Load Capacitance < 100MHz	—	30	pF
	Load Capacitance 100MHz - 133MHz	_	10	
Cin	Input Capacitance	—	7	pF

## DC ELECTRICAL CHARACTERISTICS - COMMERCIAL

Symbol	Parameter	C	onditions	Min.	Max.	Unit
VIL	Input LOW Voltage Level			—	0.8	V
Vih	Input HIGH Voltage Level			2	—	V
١ı	Input LOW Current	VIN = 0V		—	50	μA
Ін	Input HIGH Current	Vin = Vdd		—	100	μA
Vol	OutputLOWVoltage	Standard Drive	Iol = 8mA	—	0.4	V
		High Drive	IoL = 12mA (-1H)			
Vон	Output HIGH Voltage	Standard Drive	Iон = -8mA	2.4	_	V
		High Drive	Іон = -12mA (-1H)			
IDD_PD	Power Down Current	REF = 0MHz		—	12	μA
IDD	Supply Current	Unloaded Outputs at 66.	66MHz	—	32	mA

## SWITCHING CHARACTERISTICS (2305-1) - COMMERCIAL (1,2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	10pF Load	10	—	133	MHz
		30pF Load	10	—	100	
	Duty Cycle = t2 ÷ t1	Measured at 1.4V, FOUT = 66.66MHz	40	50	60	%
t3	RiseTime	Measured between 0.8V and 2V	-	—	2.5	ns
t4	FallTime	Measured between 0.8V and 2V	_	—	2.5	ns
ts	Output to Output Skew	All outputs equally loaded	_	—	250	ps
t6	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2	_	0	±350	ps
t	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices	_	0	700	ps
tı	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	_	—	200	ps
<b>t</b> LOCK	PLL Lock Time	Stable power supply, valid clock presented on REF pin	_	_	1	ms

NOTES:

1. REF Input has a threshold voltage of VDD/2.

2. All parameters specified with loaded outputs.

# SWITCHING CHARACTERISTICS (2305-1H) - COMMERCIAL (1,2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	10pF Load	10	_	133	MHz
		30pF Load	10	—	100	
	Duty Cycle = t2 ÷ t1	Measured at 1.4V, FOUT = 66.66MHz	40	50	60	%
	Duty Cycle = t2 ÷ t1	Measured at 1.4V, FOUT <50MHz	45	50	55	%
ß	RiseTime	Measured between 0.8V and 2V		_	1.5	ns
t4	FallTime	Measured between 0.8V and 2V	_	—	1.5	ns
ts	Output to Output Skew	All outputs equally loaded	_	_	250	ps
t6	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2	_	0	±350	ps
ħ	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices	_	0	700	ps
18	Output Slew Rate	Measured between 0.8V and 2V using Test Circuit #2	1	-	-	V/ns
tı	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	_	_	200	ps
<b>t</b> LOCK	PLL Lock Time	Stable power supply, valid clock presented on REF pin	_	_	1	ms

NOTES:

1. REF Input has a threshold voltage of VDD/2.

2. All parameters specified with loaded outputs.

## **OPERATING CONDITIONS - INDUSTRIAL**

Symbol	Parameter	Min.	Max.	Unit
Vdd	SupplyVoltage		3.6	V
TA	Operating Temperature (Ambient Temperature)		+85	°C
Cl	Load Capacitance < 100MHz	—	30	pF
	Load Capacitance 100MHz - 133MHz	—	10	
Cin	InputCapacitance	_	7	pF

## DC ELECTRICAL CHARACTERISTICS - INDUSTRIAL

Symbol	Parameter	C	Conditions		Max.	Unit
Vil	Input LOW Voltage Level			_	0.8	V
Vih	Input HIGH Voltage Level			2	_	V
١L	Input LOW Current	VIN = 0V		-	50	μA
Ін	Input HIGH Current	VIN = VDD	VIN = VDD		100	μA
Vol	Output LOW Voltage	Standard Drive	Iol = 8mA	-	0.4	V
		High Drive	IoL = 12mA (-1H)			
Vон	Output HIGH Voltage	Standard Drive	Iон = -8mA	2.4	_	V
		High Drive	Іон = -12mA (-1H)			
IDD_PD	Power Down Current	REF = 0MHz		-	25	μA
Idd	Supply Current	Unloaded Outputs at 66.	66MHz	-	35	mA

# SWITCHING CHARACTERISTICS (2305-1) - INDUSTRIAL (1,2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	10pF Load	10	_	133	MHz
		30pF Load	10	—	100	
	Duty Cycle = $t_2 \div t_1$	Measured at 1.4V, FOUT = 66.66MHz	40	50	60	%
t3	RiseTime	Measured between 0.8V and 2V	—	—	2.5	ns
t4	FallTime	Measured between 0.8V and 2V	—	—	2.5	ns
ts	Output to Output Skew	All outputs equally loaded	_	—	250	ps
t6	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2	_	0	±350	ps
t	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices	—	0	700	ps
tı	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	_	_	200	ps
tlocк	PLL Lock Time	Stable power supply, valid clock presented on REF pin	_	_	1	ms

NOTES:

1. REF Input has a threshold voltage of VDD/2.

2. All parameters specified with loaded outputs.

## SWITCHING CHARACTERISTICS (2305-1H) - INDUSTRIAL<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	10pF Load	10	_	133	MHz
		30pF Load	10	—	100	
	Duty Cycle = t2 ÷ t1	Measured at 1.4V, FOUT = 66.66MHz	40	50	60	%
	Duty Cycle = t2 ÷ t1	Measured at 1.4V, FOUT <50MHz	45	50	55	%
t3	RiseTime	Measured between 0.8V and 2V		_	1.5	ns
t4	FallTime	Measured between 0.8V and 2V		_	1.5	ns
ts	Output to Output Skew	All outputs equally loaded	_	_	250	ps
t6	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2	_	0	±350	ps
t	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices	_	0	700	ps
t8	Output Slew Rate	Measured between 0.8V and 2V using Test Circuit #2	1	_	-	V/ns
tı	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	_	_	200	ps
<b>t</b> LOCK	PLL Lock Time	Stable power supply, valid clock presented on REF pin	_	_	1	ms

NOTES:


1. REF Input has a threshold voltage of VDD/2.

2. All parameters specified with loaded outputs.

## ZERO DELAY AND SKEW CONTROL

All outputs should be uniformly loaded in order to achieve Zero I/O Delay. Since the CLKOUT pin is the internal feedback for the PLL, its relative loading can affect and adjust the input/output delay. The Output Load Difference diagram illustrates the PLL's relative loading with respect to the other outputs that can adjust the Input-Output (I/O) Delay.


For designs utilizing zero I/O Delay, all outputs including CLKOUT must be equally loaded. Even if the output is not used, it must have a capacitive load equal to that on the other outputs in order to obtain true zero I/O Delay. If I/O Delay adjustments are needed, use the Output Load Difference diagram to calculate loading differences between the CLKOUT pin and other outputs. For zero output-to-output skew, all outputs must be loaded equally.




#### REF TO CLKA/CLKB RELAY vs. OUTPUT LOAD DIFFERENCE BETWEEN CLKOUT PIN AND CLKA/CLKB PINS


#### OUTPUT LOAD DIFFERENCE BETWEEN CLKOUT PIN AND CLKA/CLKB PINS (pF)


## SWITCHING WAVEFORMS






Output to Output Skew






All Outputs Rise/Fall Time


Input to Output Propagation Delay



Device to Device Skew

## TESTCIRCUITS






Test Circuit 1 (all Parameters Except t8)

Test Circuit 2 (t8, Output Slew Rate On -1H Devices)


## TYPICAL DUTY CYCLE<sup>(1)</sup> AND IDD TRENDS<sup>(2)</sup> FOR IDT2305-1



#### NOTES:

- 1. Duty Cycle is taken from typical chip measured at 1.4V.
- IDD data is calculated from IDD = ICORE + nCVf, where ICORE is the unloaded current. (n = Number of outputs; C = Capacitance load per output (F); V = Supply Voltage (V); f = Frequency (Hz))

## TYPICAL DUTY CYCLE<sup>(1)</sup> AND IDD TRENDS<sup>(2)</sup> FOR IDT2305-1H




#### 1. Duty Cycle is taken from typical chip measured at 1.4V.

Ibb data is calculated from IDD = ICORE + nCVf, where ICORE is the unloaded current. (n = Number of outputs; C = Capacitance load per output (F); V = Supply Voltage (V); f = Frequency (Hz))

#### IDT2305 3.3V ZERO DELAY CLOCK BUFFER

#### COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

### ORDERING INFORMATION



Ordering Code	PackageType	Operating Range
IDT2305-1DC	8-Pin SOIC	Commercial
IDT2305-1DCG	8-Pin SOIC	Commercial
IDT2305-1DCI	8-Pin SOIC	Industrial
IDT2305-1DCGI	8-Pin SOIC	Industrial
IDT2305-1HDC	8-Pin SOIC	Commercial
IDT2305-1HDCI	8-Pin SOIC	Industrial



*for SALES:* 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com *for Tech Support:* logichelp@idt.com (408) 654-6459