



IMP706P/R/S/T/J, IMP708R/S/T/J

POWER MANAGEMENT

3/3.3/4.0V μ P Supervisor Circuits

- Low supply current
- Watchdog timer
- Brownout detection

The IMP706P/R/S/T/J and IMP708R/S/T/J CMOS supervisor circuits monitor power-supply and battery voltage level, and μ P/ μ C operation. A reset is generated when the supply drops below 2.63V (IMP706P/R, IMP708R), 2.93V (IMP706S, IMP708S), 3.08V (IMP706T, IMP708T) or 4.00V (IMP706J, IMP708J).

The family offers several functional options. Each device generates a reset signal during power-up, power-down and during brownout conditions.

In addition, the IMP706P/R/S/T/J feature a 1.6 second watchdog timer. The watchdog timer output will trigger a reset if connected to $\overline{\text{MR}}$. Unlike competitive devices, floating the WDI input pin disables the watchdog timer.

The IMP708R/S/T/J have both active-HIGH and active-LOW reset outputs but no watchdog function. The IMP706P has the same pin-out and functions as the IMP706R but has an active-HIGH reset output.

A versatile power-fail circuit, useful in checking battery levels and non-5V supplies, has a 1.25V threshold. All devices have a manual reset input.

All devices are available in 8-pin DIP, SO and the compact MicroSO packages. The MicroSO package requires 50% less PC board area than the conventional SO package.




Key Features

- ◆ Lower power, pin compatible replacements for Maxim MAX706P/R/S/T, MAX708R/S/T
 - 30% lower supply current: 140 μ A vs. 200 μ A
- ◆ Precision power supply monitor
 - 2.63V threshold (IMP706P/R, IMP708R)
 - 2.93V threshold (IMP706S, IMP708S)
 - 3.08V threshold (IMP706T, IMP708T)
 - New 4.00V threshold (IMP706J, IMP708J)
- ◆ Debounced manual reset input
- ◆ Auxiliary voltage monitor comparator
 - 1.25V threshold
- ◆ Battery monitor/auxiliary supply monitor
- ◆ Watchdog timer (IMP706P/R/S/T/J)
 - Watchdog can be disabled by floating WDI
- ◆ 200ms reset time delay
- ◆ Three reset signal options
 - Active HIGH: IMP706P
 - Active LOW: IMP706R/S/T/J
 - Active HIGH & LOW outputs: IMP708R/S/T/J
- ◆ DIP, SO and MicroSO packages
- ◆ Guaranteed $\overline{\text{RESET}}$ assertion to $V_{CC} = 1.1V$

Applications


- ◆ Computers and controllers
- ◆ CTI applications
- ◆ Embedded controllers
- ◆ Battery operated systems
- ◆ Intelligent instruments
- ◆ Wireless communication systems
- ◆ PDAs and handheld equipment

Block Diagrams




Pin Configuration

DIP/SO



MicroSO



706P_03.aps

Ordering Information

Part Number	Package	Operating Temperature Range	Reset Threshold	Reset Polarity	Watchdog Timer
IMP706PCPA	8-Plastic DIP	0°C to +70°C	2.63	HIGH	YES
IMP706PCSA	8-SO	0°C to +70°C	2.63	HIGH	YES
IMP706PCUA	8-MicroSO	0°C to +70°C	2.63	HIGH	YES
IMP706PEPA	8-Plastic DIP	-40°C to +85°C	2.63	HIGH	YES
IMP706PESA	8-SO	-40°C to +85°C	2.63	HIGH	YES
IMP706RPCA	8-Plastic DIP	0°C to +70°C	2.63	LOW	YES
IMP706RCSA	8-SO	0°C to +70°C	2.63	LOW	YES
IMP706RCUA	8-MicroSO	0°C to +70°C	2.63	LOW	YES
IMP706REPA	8-Plastic DIP	-40°C to +85°C	2.63	LOW	YES
IMP706RESA	8-SO	-40°C to +85°C	2.63	LOW	YES
IMP706SCPA	8-Plastic DIP	0°C to +70°C	2.93	LOW	YES
IMP706SCSA	8-SO	0°C to +70°C	2.93	LOW	YES
IMP706SCUA	8-MicroSO	0°C to +70°C	2.93	LOW	YES
IMP706SEPA	8-Plastic DIP	-40°C to +85°C	2.93	LOW	YES
IMP706SESA	8-SO	-40°C to +85°C	2.93	LOW	YES
IMP706TCPA	8-Plastic DIP	0°C to +70°C	3.08	LOW	YES
IMP706TCSA	8-SO	0°C to +70°C	3.08	LOW	YES
IMP706TCUA	8-MicroSO	0°C to +70°C	3.08	LOW	YES
IMP706TEPA	8-Plastic DIP	-40°C to +85°C	3.08	LOW	YES
IMP706TESA	8-SO	-40°C to +85°C	3.08	LOW	YES
IMP706JCPA	8-Plastic DIP	0°C to +70°C	4.00	LOW	YES
IMP706JCSA	8-SO	0°C to +70°C	4.00	LOW	YES
IMP706JCUA	8-MicroSO	0°C to +70°C	4.00	LOW	YES
IMP706JEPA	8-Plastic DIP	-40°C to +85°C	4.00	LOW	YES
IMP706JESA	8-SO	-40°C to +85°C	4.00	LOW	YES
IMP708RPCA	8-Plastic DIP	0°C to +70°C	2.63	Dual: HIGH & LOW	NO
IMP708RCSA	8-SO	0°C to +70°C	2.63	Dual: HIGH & LOW	NO
IMP708RCUA	8-MicroSO	0°C to +70°C	2.63	Dual: HIGH & LOW	NO
IMP708REPA	8-Plastic DIP	-40°C to +85°C	2.63	Dual: HIGH & LOW	NO
IMP708RESA	8-SO	-40°C to +85°C	2.63	Dual: HIGH & LOW	NO
IMP708SCPA	8-Plastic DIP	0°C to +70°C	2.93	Dual: HIGH & LOW	NO
IMP708SCSA	8-SO	0°C to +70°C	2.93	Dual: HIGH & LOW	NO
IMP708SCUA	8-MicroSO	0°C to +70°C	2.93	Dual: HIGH & LOW	NO
IMP708SEPA	8-Plastic DIP	-40°C to +85°C	2.93	Dual: HIGH & LOW	NO
IMP708SESA	8-SO	-40°C to +85°C	2.93	Dual: HIGH & LOW	NO
IMP708TCPA	8-Plastic DIP	0°C to +70°C	3.08	Dual: HIGH & LOW	NO
IMP708TCSA	8-SO	0°C to +70°C	3.08	Dual: HIGH & LOW	NO
IMP708TCUA	8-MicroSO	0°C to +70°C	3.08	Dual: HIGH & LOW	NO
IMP708TEPA	8-Plastic DIP	-40°C to +85°C	3.08	Dual: HIGH & LOW	NO
IMP708TESA	8-SO	-40°C to +85°C	3.08	Dual: HIGH & LOW	NO
IMP708JCPA	8-Plastic DIP	0°C to +70°C	4.00	Dual: HIGH & LOW	NO
IMP708JCSA	8-SO	0°C to +70°C	4.00	Dual: HIGH & LOW	NO
IMP708JCUA	8-MicroSO	0°C to +70°C	4.00	Dual: HIGH & LOW	NO
IMP708JEPA	8-Plastic DIP	-40°C to +85°C	4.00	Dual: HIGH & LOW	NO
IMP708JESA	8-SO	-40°C to +85°C	4.00	Dual: HIGH & LOW	NO

Absolute Maximum Ratings

Pin Terminal Voltage with Respect to Ground

V_{CC}	−0.3V to 6.0V
All other inputs	−0.3V to ($V_{CC} + 0.3V$)
Input Current at V_{CC} and GND	20mA
Output Current: All outputs	20mA
Rate of Rise at V_{CC}	100V/ μ s
Plastic DIP Power Dissipation (Derate 9mW/°C above 70°C)	700mW
SO Power Dissipation (Derate 5.9mW/°C above 70°C)	470mW
MicroSO Power Dissipation (Derate 4.1mW/°C above 70°C)	330mW

Operating Temperature Range

IMP706xE, IMP708xE	−40°C to +85°C
IMP706xC, IMP708xC	0°C to +70°C
Storage Temperature Range	−65°C to +160°C
Lead Temperature Soldering (10 sec)	300°C

*These are stress ratings only and functional operation is not implied.
Exposure to absolute maximum ratings for prolonged time periods may affect device reliability.*

Electrical Characteristics

Unless otherwise noted, specifications are over the operating temperature range and V_{CC} supply voltages are 2.7V to 5.5V (IMP706P, IMP708R), 3.0V to 5.5V (IMP706/8S), 3.15V to 5.5V (IMP706/8T) and 4.1V to 5.5V (IMP706/8J).

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Operating Voltage Range	V_{CC}	IMP706xC, IMP708xC IMP706xE, IMP708xE	1.1 1.2		5.5 5.5	V
Supply Current $V_{CC} < 3.6V$	I_{CC}	IMP706xC, IMP706xE, $\overline{MR} = V_{CC}$, WDI Floating IMP708xC, IMP708xE, $\overline{MR} = V_{CC}$, WDI Floating		75 50	140 140	μ A
Supply Current $V_{CC} < 5.5V$	I_{CC}	IMP706xC, IMP706xE, $\overline{MR} = V_{CC}$, WDI Floating IMP708xC, IMP708xE, $\overline{MR} = V_{CC}$, WDI Floating		75 50	140 140	μ A
RESET Threshold	V_{RT}	P and R devices S devices T devices J devices	2.55 2.85 3.00 3.89	2.63 2.93 3.08 4.00	2.70 3.00 3.15 4.10	V
RESET Threshold Hysteresis				40		mV
RESET Pulse Width	t_{RS}	$V_{CC} = 3V$ (IMP706/8, P/R devices), $V_{CC} = 3.3V$ (IMP706/8, S/T devices) $V_{CC} = 4.4V$ (IMP706/8, J devices) $V_{CC} = 5V$	140	200 200	280	ms
\overline{MR} Pulse Width	t_{MR}	$4.5V < V_{CC} < 5.5V$ $3.6V < V_{CC} < 4.5V$ (IMP706/8J devices) $V_{RST(MAX)} < V_{CC} < 3.6V$ (IMP706/8P/R/S/T devices)	150 500			ns
\overline{MR} to RESET Out Delay	t_{MD}	$3.6V < V_{CC} < 4.5V$ (IMP706/8J devices) $V_{RST(MAX)} < V_{CC} < 3.6V$ (IMP706/8P/R/S/T devices) $4.5V < V_{CC} < 5.5V$			750 250	ns
\overline{MR} Input Threshold	V_{IH} V_{IL} V_{IH} V_{IL}	$V_{RST(MAX)} < V_{CC} < 4.5V$ $V_{RST(MAX)} < V_{CC} < 4.5V$ $4.5V < V_{CC} < 5.5V$ $4.5V < V_{CC} < 5.5V$	0.7 V_{CC} 2.0		0.6 0.8	V
\overline{MR} Pull-up Resistor	R_P		10	20	40	k Ω
RESET Output Voltage (All R/S/T/J devices)	V_{OH} V_{OL} V_{OH} V_{OL} V_{OL} V_{OL}	$I_{SOURCE} = 800\mu A$, $4.5V < V_{CC} < 5.5V$ $I_{SINK} = 3.2mA$, $4.5V < V_{CC} < 5.5V$ $I_{SOURCE} = 500\mu A$, $V_{RST(MAX)} < V_{CC} < 4.5V$ $I_{SINK} = 1.2mA$, $V_{RST(MAX)} < V_{CC} < 4.5V$ $I_{SINK} = 50\mu A$, $V_{CC} = 1.1V$ (IMP706xC, IMP708xC devices) $I_{SINK} = 100\mu A$, $V_{CC} = 1.2V$ (IMP706xE, IMP708xE devices)	$V_{CC} - 1.5V$ 0.8 V_{CC}		0.4 0.3 0.3 0.3	V

Electrical Characteristics (cont.)

Unless otherwise noted, specifications are over the operating temperature range and V_{CC} supply voltages are 2.7V to 5.5V (IMP706P, IMP708R), 3.0V to 5.5V (IMP706/8S), 3.15V to 5.5V (IMP706/8T) and 4.1V to 5.5V (IMP706/8J).

Parameter	Symbol	Conditions	Min	Typ	Max	Units
RESET Output Voltage IMP706P	V_{OH}	$I_{SOURCE} = 800\mu A$, $4.5V < V_{CC} < 5.5V$	$V_{CC}-1.5V$			V
	V_{OL}	$I_{SINK} = 3.2mA$, $4.5V < V_{CC} < 5.5V$			0.4	
	V_{OH}	$I_{SOURCE} = 500\mu A$, $V_{RST (MAX)} < V_{CC} < 3.6V$	$0.8V_{CC}$			
	V_{OL}	$I_{SINK} = 1.2mA$, $V_{RST (MAX)} < V_{CC} < 3.6V$			0.3	
RESET Output Voltage, IMP708R/S/T/J	V_{OH}	$I_{SOURCE} = 800\mu A$, $4.5V < V_{CC} < 5.5V$	$V_{CC}-1.5V$			V
	V_{OL}	$I_{SINK} = 3.2mA$, $4.5V < V_{CC} < 5.5V$			0.4	
	V_{OH}	$I_{SOURCE} = 500\mu A$, $V_{RST (MAX)} < V_{CC} < 4.5V$	$0.8V_{CC}$			
	V_{OL}	$I_{SINK} = 1.2mA$, $V_{RST (MAX)} < V_{CC} < 4.5V$			0.3	
Watchdog Timeout Period	t_{WD}	$V_{CC} = 3V$ (IMP706, P/R devices) $V_{CC} = 3.3V$ (IMP706, S/T devices) $V_{CC} = 4.4V$ (IMP706, J devices)	1.0	1.6	2.25	s
WDI Pulse Width	t_{WP}	$V_{IL} = 0.4V$, $V_{IH} = 0.8V_{CC}$, $V_{RST (MAX)} < V_{CC} < 4.5V$	100			ns
WDI Pulse Width	t_{WP}	$V_{IL} = 0.4V$, $V_{IH} = 0.8V_{CC}$, $4.5V < V_{CC} < 5.5V$	50			ns
WDI Input Threshold	V_{IH}	$V_{CC} = 5V$	3.5			V
	V_{IL}				0.8	
	V_{IH}	$V_{RST (MAX)} < V_{CC} < 4.5V$	$0.7V_{CC}$			
	V_{IL}				0.6	
WDI Input Current		WDI = V_{CC} , IMP706 Only		50	150	μA
WDI Input Current		WDI = 0V, IMP706 Only	-150	-50		μA
WDO Output Voltage	V_{OH}	$I_{SOURCE} = 800\mu A$, $4.5V < V_{CC} < 5.5V$	$V_{CC}-1.5V$			V
	V_{OL}	$I_{SINK} = 1.2mA$, $4.5V < V_{CC} < 5.5V$			0.4	
	V_{OH}	$I_{SOURCE} = 500\mu A$, $V_{RST (MAX)} < V_{CC} < 4.5V$	$0.8V_{CC}$			
	V_{OL}	$I_{SINK} = 500\mu A$, $V_{RST (MAX)} < V_{CC} < 4.5V$			0.3	
PFI Input Threshold		PFI falling. For P/R devices $V_{CC} = 3V$. For S/T devices $V_{CC} = 3.3V$. For J devices $V_{CC} = 4.4V$.	1.2	1.25	1.3	V
PFI Input Current			-25	0.01	25	nA
PFO Output Voltage	V_{OH}	$I_{SOURCE} = 800\mu A$, $4.5V < V_{CC} < 5.5V$	$V_{CC}-1.5V$			V
	V_{OL}	$I_{SINK} = 3.2mA$, $4.5V < V_{CC} < 5.5V$			0.4	
	V_{OH}	$I_{SOURCE} = 500\mu A$, $V_{RS (MAX)} < V_{CC} < 4.5V$	$0.8V_{CC}$			
	V_{OL}	$I_{SINK} = 1.2mA$, $V_{RS (MAX)} < V_{CC} < 4.5V$			0.3	

Pin Descriptions

Pin Number						Name	Function
IMP706P		IMP706R/S/T/J		IMP708R/S/T/J			
DIP/SO	MicroSO	DIP/SO	MicroSO	DIP/SO	MicroSO		
1	3	1	3	1	3	$\overline{\text{MR}}$	Manual reset input. The active LOW input triggers a reset pulse. It is pulled HIGH by a 20k Ω pull-up resistor. It is compatible with TTL/CMOS signals when $V_{\text{CC}} = 5\text{V}$. It can be shorted to ground through a mechanical switch. Leave floating or connect to V_{CC} if the function is not used.
2	4	2	4	2	4	V_{CC}	Monitored power supply input.
3	5	3	5	3	5	GND	Ground
4	6	4	6	4	6	PFI	Power-fail input voltage monitor. With PFI less than 1.25V, $\overline{\text{PFO}}$ goes LOW. Connect PFI to ground when not used.
5	7	5	7	5	7	$\overline{\text{PFO}}$	Power-fail output. The output is active LOW and sinks current when PFI is less than 1.25V. If not used, leave the pin unconnected.
6	8	6	8	—	—	WDI	Watchdog input. WDI controls the internal watchdog timer. A HIGH or LOW signal for 1.6 sec at WDI allows the internal timer to run-out, setting $\overline{\text{WDO}}$ low. A rising or falling edge must occur at WDI within 1.6 seconds or $\overline{\text{WDO}}$ goes LOW. The watchdog function is disabled by floating WDI. The internal watchdog timer clears when: RESET is asserted; WDI is three-stated; or WDI sees a rising or falling edge.
—	—	—	—	6	8	NC	Not connected.
—	—	7	1	7	1	$\overline{\text{RESET}}$	Active-LOW reset output. Pulses LOW for 200ms when triggered, and stays LOW whenever V_{CC} is below the reset threshold. RESET remains LOW for 200ms after V_{CC} rises above the RESET threshold or $\overline{\text{MR}}$ goes from HIGH to LOW. A watchdog timeout will not trigger RESET unless WDO is connected to MR.
8	2	8	2	—	—	$\overline{\text{WDO}}$	Watchdog output. $\overline{\text{WDO}}$ goes LOW when the 1.6 second internal watchdog timer times-out and does not go HIGH until a transition occurs at WDI. In addition, when V_{CC} falls below the reset threshold, $\overline{\text{WDO}}$ goes LOW. Unlike RESET, WDO does not have a minimum pulse width and as soon as V_{CC} exceeds the reset threshold, WDO becomes HIGH with no delay.
7	1	—	—	8	2	RESET	Active-HIGH reset output. RESET is the inverse of $\overline{\text{RESET}}$.

Feature Summary

	IMP706P	IMP706R	IMP706S	IMP706T	IMP706J	IMP708R	IMP708S	IMP708T	IMP708J
Power-fail detector	■	■	■	■	■	■	■	■	■
Brownout detection	■	■	■	■	■	■	■	■	■
Debounced manual RESET input	■	■	■	■	■	■	■	■	■
Power-up/down RESET	■	■	■	■	■	■	■	■	■
Watchdog timer	■	■	■	■	■				
Active-HIGH RESET	■								
Active-LOW RESET		■	■	■	■				
Active-LOW and HIGH RESETs						■	■	■	■
RESET threshold	2.63V	2.63V	2.93V	3.08V	4.00V	2.63V	2.93V	3.08V	4.00V

Detail Descriptions

RESET/RESET Operation

The RESET/RESET signals are designed to start or return a $\mu\text{P}/\mu\text{C}$ to a known state.

With V_{CC} above 1.2V, RESET and RESET are guaranteed to be asserted. During a power-up sequence, the reset outputs remain asserted until the supply rises above the threshold level. The resets are deasserted approximately 200ms after crossing the threshold.

In a brownout situation where V_{CC} falls below the threshold level, the reset outputs are asserted. If a brownout occurs during an already initiated reset period, the reset period will extend for an additional reset period of 200ms.

The IMP708 devices have dual reset outputs, one active LOW and one active HIGH. The IMP706P has a single active HIGH reset and the IMP706/R/S/T/J devices have an active LOW reset output.

IMP Part	RESET Polarity	Threshold	Watchdog Timer
IMP706P	HIGH	2.63V	Yes
IMP706R	LOW	2.63V	Yes
IMP706S	LOW	2.93V	Yes
IMP706T	LOW	3.08V	Yes
IMP706J	LOW	4.00V	Yes
IMP708R	Both: HIGH & LOW	2.63V	No
IMP708S	Both: HIGH & LOW	2.93V	No
IMP708T	Both: HIGH & LOW	3.08V	No
IMP708J	Both: HIGH & LOW	4.00V	No

Manual Reset (MR)

The active-LOW manual reset input is pulled high by an internal 20k Ω pull-up resistor and can be driven low by CMOS/TTL logic or a mechanical switch to ground. An external debounce circuit is unnecessary since the 140ms minimum reset time will debounce mechanical pushbutton switches. The minimum MR input pulse

width is 0.5 μs with a 3V V_{CC} input and 0.15 μs with a 5V V_{CC} input. If not used, tie MR to V_{CC} or leave floating.

By connecting the watchdog output (WDO) and MR, a watchdog timeout forces a RESET to be generated.

Watchdog Timer


A watchdog timer available on the IMP706P/R/S/T/J monitors $\mu\text{P}/\mu\text{C}$ activity. If activity is not detected within 1.6 seconds on the Watchdog Input (WDI), the internal timer puts the Watchdog Output (WDO) into a LOW state. WDO will remain LOW until activity is detected at WDI.

The watchdog function is disabled, meaning it is cleared and not counting, if WDI is floated or connected to a three-stated circuit. The watchdog timer is also disabled if RESET is asserted. When RESET becomes inactive and the WDI input sees a high or low transition as short as 100ns ($V_{CC} = 2.7\text{V}$)/50ns ($V_{CC} = 4.5\text{V}$), the watchdog timer will begin a 1.6 second countdown. Additional transitions at WDI will reset the watchdog timer and initiate a new countdown sequence.


WDO will also become LOW and remain so, whenever the supply voltage, V_{CC} , falls below the device threshold level. WDO goes HIGH as soon as V_{CC} transitions above the threshold. There is no minimum pulse width for WDO as there is for the RESET outputs. If WDI is floated, WDO essentially acts as a low supply voltage output indicator.

Power-failure detection with auxiliary comparator

All devices have an auxiliary comparator with 1.25V trip point. The output, PFO, is active LOW and the noninverting input is PFI. This comparator can be used as a supply voltage monitor with an external resistor voltage divider. As the monitored voltage level falls, PFI is reduced causing the PFO output to go LOW. Normally PFO interrupts the processor so the system can be shut down in a controlled manner.




Watchdog Timing



WDI Three-state operation

Bi-directional Reset Pin Interfacing

The IMP706/8 can interface with $\mu\text{P}/\mu\text{C}$ bi-directional reset pins by connecting a $4.7\text{k}\Omega$ resistor in series with the RESET output and the $\mu\text{P}/\mu\text{C}$ bi-directional reset pin.



Application Information

Ensuring That RESET is Valid Down to $V_{CC} = 0\text{V}$

When V_{CC} falls below 1.2V , the IMP706R/S/T/J and IMP708R/S/T/J RESET reset outputs no longer pull down; it becomes indeterminate. To avoid the possibility that stray charges could build up and force RESET to the wrong state, a pull-down resistor should be connected to the RESET pin, thus draining such charges to ground. The resistor value is not critical. A $100\text{k}\Omega$ resistor will pull RESET to ground without loading it.

Monitoring Voltages Other Than V_{CC}

The IMP706/708 can monitor voltages other than V_{CC} using the Power Fail circuitry. If a resistive divider is connected from the voltage to be monitored to the PFI input, the PFO (output) will go LOW if the divider voltage goes below its 1.25V reference. Should hysteresis be desired, connect a resistor (equal to approximately 10 times the sum of the two resistors in the divider) between the PFI and PFO pins. A capacitor between PFI and GND will reduce circuit sensitivity to input high frequency noise. If it is desired to assert a reset in addition to the PFO flag, this may be achieved by connecting the PFO output to MR.


Package Dimensions

MicroSO (8-Pin)

	Inches		Millimeters	
	Min	Max	Min	Max
MicroSO (8-Pin)*				
A	—	0.0433	—	1.10
A1	0.0020	0.0059	0.050	0.15
A2	0.0295	0.0374	0.75	0.95
b	0.0098	0.0157	0.25	0.40
C	0.0051	0.0091	0.13	0.23
D	0.1142	0.1220	2.90	3.10
e	0.0256 BSC		0.65 BSC	
E	0.193 BSC		4.90 BSC	
E1	0.1142	0.1220	2.90	3.10
L	0.0157	0.0276	0.40	0.70
a	0°	6°	0°	6°

* JEDEC Drawing MO-187AA

706P_102a.at3



Package Dimensions


	Inches		Millimeters	
	Min	Max	Min	Max
SO (8-Pin)**				
A	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
B	0.013	0.020	0.33	0.51
C	0.007	0.010	0.19	0.25
e	0.050		1.27	
E	0.150	0.157	3.80	4.00
H	0.228	0.244	5.80	6.20
L	0.016	0.050	0.40	1.27
D	0.189	0.197	4.80	2.00
Plastic DIP (8-Pin)***				
A	—	0.210	—	5.33
A1	0.015	—	0.38	—
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.36	0.56
b2	0.045	0.070	1.14	1.78
b3	0.030	0.045	0.80	1.14
D	0.355	0.400	9.02	10.16
D1	0.005	—	0.13	—
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
e	0.100	—	2.54	
eA	0.300	—	7.62	
eB	—	0.430	—	10.92
eC	—	0.060	—	—
L	0.115	0.150	2.92	3.81

** JEDEC Drawing MS-112AA

*** JEDEC Drawing MS-001BA


706P_102b.at3

SO (8-Pin)



SO (8-Pin).eps

Plastic DIP (8-Pin)



Plastic DIP (8-Pin).eps