
- Low Supply Voltage Range 2.5 V 5.5 V
- Low Operation Current, 400 μA at 1 MHz,
 3 V
- Ultra-Low Power Consumption (Standby Mode Down to 0.1 μA)
- Five Power-Saving Modes
- Wake Up from Standby Mode in 6 μS
- 16-Bit RISC Architecture, 300 ns Instruction
 Cycle Time
- Single Common 32 kHz Crystal, Internal System Clock up to 3.8 MHz
- Integrated LCD Driver for up to 120 Segments
- Integrated Hardware Multiplier Performs Signed, Unsigned, and MAC Operations for Operands Up to 16 X 16 Bits
- Serial Communication Interface (USART), Select Asynchronous UART or Synchronous SPI by Software
- Slope A/D Converter Using External Components
- 16-Bit Timer With Five Capture/Compare Registers
- Programmable Code Protection by Security Fuse
- Family Members Include:
 MSP430C336 24 KB ROM, 1 KB RAM
 MSP430C337 32 KB ROM, 1 KB RAM
 MSP430P337 32 KB OTP, 1 KB RAM
- EPROM Version Available for Prototyping: PMS430E337
- Serial On-Board Programming
- Available in 100 Pin Quad Flat-Pack (QFP)
 Package, 100 Pin Ceramic Quad Flat-Pack (CFP) package (EPROM Version)




NC - No internal connection

description

The Texas Instruments MSP430 series is a ultra low-power microcontroller family consisting of several devices which features different sets of modules targeted to various applications. The controller is designed to be battery operated for an extended application lifetime. With the 16-bit RISC architecture, 16 integrated registers on the CPU, and the constant generator, the MSP430 achieves maximum code efficiency. The digital-controlled oscillator, together with the frequency lock loop (FLL), provides a fast wake up from a low-power mode to an active mode in less than 6 μ s. The MSP430x33x series micro-controllers have built in hardware multiplication and communication capability using asynchronous (UART) and synchronous protocols.

Typical applications of the MSP430 family include electronic gas, water, and electric meters and other sensor systems that capture analog signals, converts them to digital values, processes, displays, or transmits them to a host system.

SLAS163 - FEBRUARY 1998





Terminal Functions

TERMINAL			DECODINE OU				
NAME	NO.	I/O	DESCRIPTION				
CIN	2	I	Input port. CIN is used as an enable for counter TPCNT1 – timer/port				
COM0-3	56–53	0	Common outputs. COMM0-3 are used for LCD backplanes – LCD				
P0.0	9	I/O	General purpose digital I/O				
P0.1/RXD	10	I/O	General purpose digital I/O, receive digital Input port – 8-bit timer/counter				
P0.2/TXD	11	I/O	General purpose digital I/O, transmit data output port – 8-bit timer/counter				
P0.3–P0.7	12–16	I/O	Five general purpose digital I/Os, bit 3-7				
P1.0-P1.7	17–24	I/O	Eight general purpose digital I/Os, bit 0-7				
P2.0-P2.7	25–27, 31–35	I/O	Eight general purpose digital I/Os, bit 0-7				
P3.0, P3.1	36,37	I/O	Two general purpose digital I/Os, bit 0 and bit 1				
P3.2/TACLK	38	I/O	General purpose digital I/O, clock input – timer A				
P3.3/TA0	39	I/O	General purpose digital I/O, capture I/O, or PWM output port – Timer_A CCR0				
P3.4/TA1	40	I/O	General purpose digital I/O, capture I/O, or PWM output port – Timer_A CCR1				
P3.5/TA2	41	I/O	General purpose digital I/O, capture I/O, or PWM output port – Timer_A CCR2				
P3.6/TA3	42	I/O	General purpose digital I/O, capture I/O, or PWM output port – Timer_A CCR3				
P3.7/TA4	43	I/O	General purpose digital I/O, capture I/O, or PWM output port – Timer_A CCR4				
P4.0	44	I/O	General purpose digital I/O, bit 0				
P4.1	45	I/O	General purpose digital I/O, bit 1				
P4.2/STE	46	I/O	General purpose digital I/O, slave transmit enable – USART/SPI mode				
P4.3/SIMO	47	I/O	General purpose digital I/O, slave in/master out – USART/SPI mode				
P4.4/SOMI	48	I/O	General purpose digital I/O, master in/slave out – USART/SPI mode				
P4.5/UCLK	49	I/O	General purpose digital I/O, external clock input – USART				
P4.6/UTXD	50	I/O	General purpose digital I/O, transmit data out – USART/UART mode				
P4.7/URXD	51	I/O	General purpose digital I/O, receive data in – USART/UART mode				
R03	88	I	Input port of fourth positive (lowest) analog LCD level (V5) – LCD				
R13	89	I	Input port of third most positive analog LCD level (V3 of V4) – LCD				
R23	90	I	Input port of second most positive analog LCD level (V2) – LCD				
R33	91	0	Output of most positive analog LCD level (V1) – LCD				
RST/NMI	96	I	Reset input or non-maskable interrupt input port				
S0	57	0	Segment line S0 – LCD				
S1	58	0	Segment line S1 – LCD				
S2/O2-S5/O5	59–62	0	Segment lines S2 to S5 or digital output ports, O2-O5, group 1 – LCD				
S6/O6-S9/O9	63–66	0	Segment lines S6 to S9 or digital output ports O6-O9, group 2 – LCD				
S10/O10-S13/O13	67–70	0	Segment lines S10 to S13 or digital output ports O10-O13, group 3 – LCD				
S14/O14-S17/O17	71–74	0	Segment lines S14 to S17 or digital output ports O14-O17, group 4 – LCD				
S18/O18-S21/O21	75–78	0	Segment lines S18 to S21 or digital output ports O18-O21, group 5 – LCD				
S22/O22-S25/O25	79, 81–83	0	Segment line S22 to S25 or digital output ports O22-O25, group 6 – LCD				
S26/O26-S29/O29/CMPI	84–87	0	Segment line S26 to S29 or digital output ports O26-O29, group 7 – LCD. Segment line S29 can be used as comparator input port CMPI – timer/port				
тск	95	I	Test clock. TCK is the clock input port for device programming and test				
TDI/VPP	93	ı	Test data input. TDI/VPP is used as a data input port or input for programming voltage				



Terminal Functions

TERMINAL		1/0	DESCRIPTION		
NAME	NO.	"0	DESCRIPTION		
TMS	94	I	Test mode select. TMS is used as an input port for device programming and test		
TDO/TDI	92	I/O	Test data output port. TDO/TDI data output or programming data input terminal		
TP0.0	3	0	General purpose 3-state digital output port, bit 0 - timer/port		
TP0.1	4	0	General purpose 3-state digital output port, bit 1 - timer/port		
TP0.2	5	0	General purpose 3-state digital output port, bit 2 - timer/port		
TP0.3	6	0	General purpose 3-state digital output port, bit 3 - timer/port		
TP0.4	7	0	General purpose 3-state digital output port, bit 4 - timer/port		
TP0.5	8	I/O	General purpose 3–state digital input/output port, bit 5 – timer/port		
VCC1	1		Positive supply voltage		
VCC2	29		Positive supply voltage		
VSS1	100		Ground reference		
VSS2	28		Ground reference		
VSS3	52		Ground reference		
XBUF	97	0	System clock (MCLK) or crystal clock (ACLK) output		
Xin	99	I	Input port for crystal oscillator		
Xout/TCLK	98	I/O	Output terminal of crystal oscillator or test clock input		

short-form description

processing unit


The processing unit is based on a consistent and orthogonal designed CPU and instruction set. This design structure results in a RISC-like architecture, highly transparent to the application development and is distinguished due to ease of programming. All operations, other than program-flow instructions consequently are performed as register operations in conjunction with seven addressing modes for source and four modes for destination operand.

cpu registers

Sixteen registers are located inside the CPU, providing reduced instruction execution time. This reduces a register-register operation execution time to one cycle of the processor frequency.

Four of the registers are reserved for special use as a program counter, a stack pointer, a status register and a constant generator. The remaining registers are available as general purpose registers.

Peripherals are connected to the CPU using a data address and control bus and can be handled easily with all instructions for memory manipulation.





instruction set

The instruction set for this register-register architecture provides a powerful and easy-to-use assembly language. The instruction set consists of 52 instructions, with three formats and seven addressing modes. Table 1 provides a summation and example of the three types of instruction formats; the addressing modes are listed in Table 2.

Table 1. Instruction Word Formats

Dual operands, source-destination	e.g. ADD R4,R5	R4 + R5 → R5
Single operands, destination only	e.g. CALL R8	$PC \rightarrow (TOS), SR \rightarrow (TOS), R8 \rightarrow PC$
Relative jump, un-/conditional	e.g. JNE	Jump-on equal bit = 0

Instructions that can operate on both word and byte data are differentiated by the suffix '.B' when a byte operation is required.

Examples: Instructions for word operation: Instructions for byte ope
--

MOV	ede,toni	MOV.B	ede,toni
ADD	#235h,&MEM	ADD.B	#35h,&MEM

PUSH R5 PUSH.B R5

SWPB R5 —

Table 2. Address Mode Descriptions

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION
register	√	$\sqrt{}$	MOV Rs,Rd	MOV R10,R11	R10 → R11
indexed	√	√	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	$M(2+R5) \rightarrow M(6+R6)$
symbolic (PC relative)	√	√	MOV EDE,TONI		$M(EDE) \rightarrow M(TONI)$
absolute	√	√	MOV &MEM,&TCDAT		$M(MEM) \rightarrow M(TCDAT)$
indirect	√		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	$M(R10) \rightarrow M(Tab+R6)$
indirect autoincrement	√		MOV @Rn+,Rm	MOV @R10+,R11	$M(R10) \rightarrow R11$ $R10 + 2 \rightarrow R10$
immediate	√		MOV #X,TONI	MOV #45,TONI	#45 \rightarrow M(TONI)

NOTE 1: S = source, D = destination.

Computed branches (BR) and subroutine calls (CALL) instructions use the same addressing modes as the other instructions. These addressing modes provide *indirect* addressing, ideally suited for computed branches and calls. The full use of this programming capability permits a program structure different from conventional 8- and 16-bit controllers. For example, numerous routines can easily be designed to deal with pointers and stacks instead of using Flag type programs for flow control.



operation modes and interrupts

The MSP430 operating modes support various advanced requirements for ultra-low power and ultra-low energy consumption. This is achieved by the intelligent management of the operations during the different module operation modes and CPU states. The requirements are fully supported during interrupt event handling. An interrupt event awakens the system from each of the various operating modes and returns with the RETI instruction to the mode that was selected before the interrupt event. The clocks used are ACLK and MCLK. ACLK is the crystal frequency and MCLK is a multiple of ACLK and is used as the system clock.

The following five operating modes are supported:

- Active mode (AM). The CPU is enabled with different combinations of active peripheral modules.
- Low power mode 0 (LPM0). The CPU is disabled, peripheral operation continues, ACLK and MCLK signals
 are active, and loop control for MCLK is active.
- Low power mode 1 (LPM1). The CPU is disabled, peripheral operation continues, ACLK and MCLK signals are active, and loop control for MCLK is inactive.
- Low power mode 2 (LMP2). The CPU is disabled, peripheral operation continues, ACLK signal is active, and MCLK and loop control for MCLK are inactive.
- Low power mode 3 (LMP3). The CPU is disabled, peripheral operation continues, ACLK signal is active, MCLK and loop control for MCLK are inactive, and the dc generator for the digital controlled oscillator (DCO) (→MCLK generator) is switched off.
- Low power mode 4 (LMP4). The CPU is disabled, peripheral operation continues, ACLK signal is inactive (crystal oscillator stopped), MCLK and loop control for MCLK are inactive, and the dc generator for the DCO is switched off.

The special function registers (SFR) include module-enable bits that stop or enable the operation of the specific peripheral module. All registers of the peripherals may be accessed if the operational function is stopped or enabled. However, some peripheral current-saving functions are accessed through the state of local register bits. An example is the enable/disable of the analog voltage generator in the LCD peripheral which is turned on or off using one register bit.

The most general bits that influence current consumption and support fast turn-on from low power operating modes are located in the status register (SR). Four of these bits control the CPU and the system clock generator: SCG1, SCG0, OscOff, and CPUOff.

_15	9	8	7							0
Reserved For Future Enhancements		V	SCG1	SCG0	OscOff	CPUOff	GIE	N	z	С
rw-0										

interrupts

Software determines the activation of interrupts through the monitoring of hardware set interrupt flag status bits, the control of specific interrupt enable bits in SRs, the establishment of interrupt vectors, and the programming of interrupt handlers. The interrupt vectors and the power-up starting address are located in ROM address locations 0FFFFh through 0FFE0h. Each vector contains the 16-bit address of the appropriate interrupt handler instruction sequence. Table 3 provides a summation of interrupt functions and addresses.



SLAS163 - FEBRUARY 1998

Table 3. Interrupt Functions and Addresses

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up, external reset, Watchdog	WDTIFG	Reset	0FFFEh	15, highest
NMI, Oscillator fault	NMIIFG (see Note 2) OFIFG (see Note 2)	non-maskable (non)-maskable	0FFFCh	14
Dedicated I/O	P0IFG.0	maskable	0FFFAh	13
Dedicated I/O	P0IFG.1	maskable	0FFF8h	12
		maskable	0FFF6h	11
Watchdog timer	WDTIFG	maskable	0FFF4h	10
Timer_A	CCIFG0 (see Note 3)	maskable	0FFF2h	9
Timer_A	TAIFG (see Note 3)	maskable	0FFF0h	8
UART Receive	URXIFG	maskable	0FFEEh	7
UART Transmit	UTXIFG	maskable	0FFECh	6
			0FFEAh	5
Timer/Port	See Note 3	maskable	0FFE8h	4
I/O Port P2	P2IFG.07 (see Note 2)	maskable	0FFE6h	3
I/O Port P1	P1IFG.07 (see Note 2)	maskable	0FFE4h	2
Basic Timer	BTIFG	maskable	0FFE2h	1
I/O Port P0	P0IFG.27 (see Note 2)	maskable	0FFE0h	0, lowest

NOTES: 2. Multiple source flags

3. Interrupt flags are located in the module

special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple SW access is provided with this arrangement.

interrupt enable 1 and 2

Address

7144.000									
0h					P0IE.1	P0IE.0	OFIE	WDTIE	
					rw-0	rw-0	rw-0	rw-0	
WDTIE: OFIE: POIE.0: POIE.1:	Oscilla Dedica	hdog timer interrupt enable signal lator fault interrupt enable signal cated I/O P0.0 interrupt enable signal or 8-bit timer/counter, RXD interrupt enable signal							
Address	7	6	5	4	3	2	1	0	
01h	BTIE				TPIE		UTXIE	URXIE	
·	rw-0				rw-0		rw-0	rw-0	

URXIE: USART receive interrupt enable signal UTXIE: USART transmit interrupt enable signal TPIE: Timer/Port interrupt enable signal BTIE: Basic Timer interrupt enable signal

6



SLAS163 - FEBRUARY 1998

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	P0IFG.1	P0IFG.0	OFIFG	WDTIFG
				rw-0	rw-0	rw-0	rw-1	rw-0

WDTIFG: Set on overflow or security key violation

or

Reset on VCC1 power-on or reset condition at 'RST/NMI-pin

OFIFG: Flag set on oscillator fault P0.0IFG: Dedicated I/O P0.0

P0.1IFG: P0.1 or 8-bit timer/counter, RXD

NMIIFG: Signal at 'RST/NMI-pin

Address 7 6 5 4 3 2 1 0
03h BTIFG UTXIFG URXIFG
rw rw-1 rw-0

URXIFG: USART receive flag UTXIFG: USART transmit flag BTIFG: Basic Timer flag

module enable registers 1 and 2

Address	7	6	5	4	3	2	1	0
04h								
Address	7	6	5	4	3	2	1	0
05h							UTXE	URXE
								01111
							rw-0	rw-0

UTXE: USART transmit enable URXE: USART receive enable

module enable registers 1 and 2 (continued)

Legend rw: Bit can be read and written
rw-0: Bit can be read and written. It is reset by PUC
SFR bit not present in device

ROM memory organization

	MSP430C336		MSP430C337		MSP430P337 PMS430E337
FFFFh FFE0h	Int. Vector	FFFFh FFE0h	Int. Vector	FFFFh FFE0h	Int. Vector
FFDFh		FFDFh		FFDFh	
	24 kB ROM		32 kB ROM		32 kB OTP or EPROM
A000h					
		8000h		8000h	
05FFh 0200h	1024B RAM	05FFh 0200h	1024B RAM	05FFh 0200h	1024B RAM
01FFh 0100h	16b Per.	01FFh 0100h	16b Per.	01FFh 0100h	16b Per.
00FFh 0010h	8b Per.	00FFh 0010h	8b Per.	00FFh 0010h	8b Per.
000Fh 0000h	SFR	000Fh 0000h	SFR	000Fh 0000h	SFR

peripherals

Peripherals are connected to the CPU through a data, address, and control bus and can be handled easily with instructions for memory manipulation.

oscillator and system clock

Two clocks are used in the system, the system (master) clock (MCLK) and the auxiliary clock (ACLK). The MCLK is a multiple of the ACLK. The ACLK runs with the crystal oscillator frequency. The special design of the oscillator supports the feature of low current consumption and the use of a 32 768 Hz crystal. The crystal is connected across two terminals without any other external components being required.

The oscillator starts after applying VCC, due to a reset of the control bit (OscOff) in the status register (SR). It can be stopped by setting the OscOff bit to a 1. The enabled clock signals ACLK, ACLK/2, ACLK/4, OR MCLK are accessible for use by external devices at output terminal XBUF.

The controller system clocks have to deal with different requirements according to the application and system condition. Requirements include:

- High frequency in order to react quickly to system hardware requests or events
- Low frequency in order to minimize current consumption, EMI, etc.
- Stable frequency for timer applications e.g. real time clock (RTC)
- Enable start-stop operation with minimum delay to operation function.



SLAS163 - FEBRUARY 1998

These requirements cannot all be met with fast frequency high-Q crystals or with RC-type low-Q oscillators. The compromise selected for the MSP430 uses a low-crystal frequency which is multiplied to achieve the desired nominal operating range:

$$f_{(system)} = N \times f_{(crystal)}$$

The crystal frequency multiplication is acheived with a frequency locked loop (FLL) technique. The factor N is recommended to be 32, 64, 96, or 128 depending on the maximum clock frequency and the electrical characteristics provided by this datasheet. The FLL technique, in combination with a digital controlled oscillator (DCO) provides immediate start-up capability together with long term crystal stability. The frequency variation of the DCO with the FLL inactive is typically 330 ppm which means that with a cycle time of 1 μ s the maximum possible variation is 0.33 ns. For more precise timing, the FLL can be used which forces longer cycle times if the previous cycle time was shorter than the selected one. This switching of cycle times makes it possible to meet the chosen system frequency over a long period of time.

The start-up operation of the system clock depends on the previous machine state. During a PUC, the DCO is reset to its lowest possible frequency. The control logic starts operation immediately after recognition of PUC.

multiplication

The multiplication operation is supported by a dedicated peripheral module. The module performs 16x16, 16x8, 8x16, and 8x8 bit operations. The module is capable of supporting signed and unsigned multiplication as well as unsigned multiply and accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are required.

digital I/O

Five eight-bit I/O ports (P0 thru P4) are implemented. Port P0 has six control registers, P1 and P2 have seven control registers, and P3 and P4 modules have four control registers to give maximum flexibility of digital input/output to the application:

- Individual I/O bits are independently programable.
- Any combination of input, output, and interrupt conditions is possible.
- Interrupt processing of external events is fully implemented for all eight bits of the P0, P1, and P2 ports.
- Read/write access is available to all registers by all instructions.

The seven registers are:

Input register contains information at the pins
 Output register contains output information

Direction register controls direction

Interrupt edge select contains input signal change necessary for interrupt

Interrupt flags indicates if interrupt(s) are pending

Interrupt enable contains interrupt enable pins

Function select determines if pin(s) used by module or port

These registers contain eight bits each with the exception of the the interrupt flag register and the interrupt enable register which are 6 bits each. The two least significant bit (LSBs) of the interrupt flag and enable registers are located in the special function register (SFR). Five interrupt vectors are implemented, one for Port P0.0, one for Port P0.1, one commonly used for any interrupt event on Port P0.2 to Port P0.7, one commonly used for any interrupt event on Port P1.0 to Port P1.7, and one commonly used for any interrupt event on Port P2.0 to Port P2.7.



LCD drive

Liquid crystal displays (LCDs) for static, 2-, 3-, and 4-MUX operation can be driven directly. The operation of the controller LCD logic is defined by software through memory-bit manipulation. LCD memory is part of the LCD module, not part of data memory. Eight mode and control bits define the operation and current consumption of the LCD drive. The information for the individual digits can be easily obtained using table programming techniques combined with the proper addressing mode. The segment information is stored into LCD memory using instructions for memory manipulation.

The drive capability is defined by the external resistor divider that supports analog levels for 2-, 3-, and 4-MUX operation. Groups of the LCD segment lines can be selected for digital output signals. The MSP430x33x configuration has four common lines, 30 segment lines, and four terminals for adjusting the analog levels.

basic timer1

The Basic Timer1 (BT1) divides the frequency of MCLK or ACLK, as selected with the SSEL bit, to provide low frequency control signals. This is done within the system by one central divider, the basic timer, to support low current applications. The BTCTL control register contains the flags which control or select the different operational functions. When the supply voltage is applied or when a reset of the device (RST/NMI pin), a watchdog overflow, or a watchdog security key violation occurrs, all bits in the register hold undefined or unchanged status. The user software usually configures the operational conditions on the BT during initialization.

The basic timer has two eight bit timers which can be cascaded to a sixteen bit timer. Both timers can be read and written by software. Two bits in the SFR address range handle the system control interaction according to the function implemented in the basic timer. These two bits are the Basic Timer Interrupt Flag (BTIFG) and the Basic Timer Interrupt Enable (BTIE) bit.

watchdog timer

The primary function of the Watchdog Timer (WDT) module is to perform a controlled system restart after a S/W upset has occurred. If the selected time interval expires, a system reset is generated. If this watchdog function is not needed in an application, the module can work as an interval timer, which generates an interrupt after the selected time interval.

The WDTCNT is controlled using the watchdog timer control register (WDTCTL), which is an 8-bit read/write register. Writing to WDTCTL, in both operating modes (watchdog or timer) is only possible by using the correct password in the high-byte. The low-byte stores data written to the WDTCTL. The high-byte password is 05Ah. If any value other than 05Ah is written to the high-byte of the WDTCTL, a system reset PUC is generated. When the password is read its value is 069h that minimizes accidental write operations to the WDTCTL register. A read-access to WDTCTL is only possible by writing 05Ah as the password in the high-byte of the WDTCTL. This avoids an accidental write-access on the WDTCTL. Additionally to the watchdog timer control bits, there are two bits included in the WDTCTL that configure the NMI pin.

USART

The universal synchronous/asynchronous interface is a dedicated peripheral module which provides serial communications. The USART supports synchronous SPI (3 or 4 pin), and asynchronous UART communications protocols, using double buffered transmit and receive channels. Data streams of 7 or 8 bits in length can be transferred at a rate determined by the program, or by a rate defined by an external clock. Low power applications are optimized by UART mode options which allow for the receipt of only the first byte of a complete frame. The applications software then decides if the succeeding data is to be processed. This option reduces power consumption.

Two dedicated interrupt vectors are assigned to the USART module, one for the receive and one for the transmit channel.



SLAS163 - FEBRUARY 1998

timer/port

The timer/port module has two 8-bit counters, an input that triggers one counter and six digital outputs with 3-state capability. Both counters have an independent clock selector for selecting an external signal or one of the internal clocks (ACLK or MCLK). One of the counters has an extended control capability to halt, count continuously, or gate the counter by selecting one of two external signals. This gate signal sets the interrupt flag if an external signal is selected and the gate stops the counter.

Both timers can be read to and written from by software. The two 8-bit counters can be cascaded to form a 16-bit counter. A common interrupt vector is implemented. The interrupt flag can be set by three events in the 8-bit counter mode (gate signal or overflow from the counters) or by two events in the 16-bit counter mode (gate signal or overflow from the MSB of the cascaded counter).

slope A/D conversion

Slope A/D conversion is accomplished with the timer/port module using external resistor(s) for reference (R_{ref}), external resistor(s) to the measured (R_{meas}), and an external capacitor. The external components are driven by software in such a way that the internal counter measures the time that is needed to charge or discharge the capacitor. The reference resistor's (R_{ref}) charge or discharge time is represented by N_{ref} counts. The unknown resistors (R_{meas}) charge or discharge time is represented by N_{meas} counts. The unknown resistor's value R_{meas} is the value of R_{ref} multiplied by the relative number of counts (N_{meas}/N_{ref}). This value determines resistive sensor values that corresponds to the physical data, for example temperature, when an NTC or PTC resistor is used.

timer_a

The timer_a module offers one sixteen bit counter and five capture/compare registers. The timer clock source can be selected to come from an external source TACLK (SSEL=0), the ACLK (SSEL=1), or MCLK (SSEL=2 or SSEL=3). The clock source can be divided by one, two, four or eight. The timer can be fully controlled (in word mode) since it can be halted, read, and written. It can be stopped, run continuously, count up, or count up/down using one compare block to determine the period. The five capture/compare blocks are configured by the application software to run in either capture or compare mode.

The capture mode is primarily used to measure external or internal events with any combination of positive, negative, or both edges of the clock. The clock can also be stopped in capture mode by software. One external event (CCISx=0) per capture block can be selected. If CCISx=1, the ACLK is the capture signal; and if CCISx=2 or CCISx=3, software capture is chosen.

The compare mode is primarily used to generate timing for the software or application hardware or to generate pulse-width modulated output signals for various purposes like D/A conversion functions or motor control. An individual output module, which can run independently of the compare function or is triggered in several ways, is assigned to each of the five capture/compare registers.

Two interrupt vectors are used by the timer_a module. One individual vector is assigned to capture/compare block CCR0 and one common interrupt vector is assigned to the timer and the other four capture/compare blocks. The five interrupt events using the common vector are identified by an individual interrupt vector word. The interrupt vector word is used to add an offset to the program counter to continue the interrupt handler software at the correct location. This simplifies the interrupt handler and gives each interrupt event the same interrupt handler overhead of 5 cycles.



SLAS163 - FEBRUARY 1998

8-bit timer/counter

The 8-bit interval timer supports three major functions for applications:

- Serial communication or data exchange
- Plus counting or plus accumulation
- Timer

8-bit timer/counter (continued)

The 8-bit timer/counter peripheral includes the following major blocks: an 8-bit Up-Counter with preload register, an 8-bit Control Register, an Input clock selector, an Edge detection (e.g. Start bit detection for asynchronous protocols), and an input and output data latch, triggered by the carry-out-signal from the 8-bit counter.

The 8-bit counter counts up with an input clock which is selected by two control bits from the control register. The four possible clock sources are MCLK, ACLK, the external signal from terminal P0.1, and the signal from the logical .AND. of MCLK and terminal P0.1.

Two counter inputs (load, enable) control the counter operation. The load input controls load operations. A write-access to the counter results in loading the content of the preload register into the counter. The software writes or reads the preload register with all instructions. The preload register acts as a buffer and can be written immediately after the load of the counter is completed. The enable input enables the count operation. When the enable signal is set to high, the counter will count-up each time a positive clock edge is applied to the clock input of the counter.



SLAS163 - FEBRUARY 1998


pheral	

Peripherals with	h byte access				
UART	Transmit Buffer, UTXBUF	077h	Port P3	Port P3 Selection, P3SEL	01Bh
	Receive Buffer, URXBUF	076h		Port P3 Direction, P3DIR	01Ah
	Baud Rate, UBR1	075h		Port P3 Output, P3OUT	019h
	Baud Rate, UBR0	074h		Port P3 Input, P3IN	018h
	Modulation Control, UMCTL	073h	Port P0	Port P0 Interrupt Enable, P0IE	015h
	Receive Control, URCTL	072h		Port P0 Interrupt Edge Select, P0IES	014h
	Transmit Control, UTCTL	071h		Port P0 Interrupt Flag, P0IFG	013h
	UART Control, UCTL	070h		Port P0 Direction, P0DIR	012h
EPROM	EPROM Control, EPCTL	054h		Port P0 Output, P0OUT	011h
Crystal Buffer	Crystal Buffer Control, CBCTL	053h		Port P0 Input, P0IN	010h
System Clock	SCG Frequency Control, SCFQCTL	052h	Special	SFR Interrupt Flag2, IFG2	003h
	SCG Frequency Integrator, SCFI1	051h	Function	SFR Interrupt Flag1, IFG1	002h
	SCG Frequency Integrator, SCFI0	050h		SFR Interrupt Enable2, IE2	001h
Timer/Port	Timer Port Enable, TPE	04Fh		SFR Interrupt Enable1, IE1	000h
	Timer Port Data, TPD	04Eh	Peripherals wi	th word access	
	Timer Port Counter2, TPCNT2	04Dh	Multiply	Sum Extend, SumExt	013Eh
	Timer Port Counter1, TPCNT1	04Ch		Result High Word, ResHi	013Ch
	Timer Port Control, TPCTL	04Bh		Result Low Word, ResLo	013Ah
Basic Timer	Basic Timer Counter2, BTCNT2	047h		Second Operand, OP_2	0138h
	Basic Timer Counter1, BTCNT1	046h		Reserved	0136h
	Basic Timer Control, BTCTL	040h		Multiply+Accumulate/Op.1, MAC	0134h
8-bit T/C	8-bit Timer/Counter Data, TCDAT	044h		Multiply Signed/Operand1, MPYS	0132h
	8-bit Timer/Counter Preload, TCPLD	043h		Multiply Unsigned/Operand1, MPY	0130h
	8-bit Timer/Counter Control, TCCTL	042h	Watchdog	Watchdog/Timer Control, WDTCTL	0120h
LCD	LCD Memory 15, LCDM15	03Fh	Timer_A	Timer_A Interrupt Vector, TAIV	012Eh
	:			Timer_A Control, TACTL	0160h
	LCD Memory 1, LCDM1	031h		Cap/Com Control, CCTL0	0162h
	LCD Control & Mode, LCDC	030h		Cap/Com Control, CCTL1	0164h
Port P2	Port P2 Selection, P2SEL	02Eh		Cap/Com Control, CCTL2	0166h
	Port P2 Interrupt Enable, P2IE	02Dh		Cap/Com Control, CCTL3	0168h
	Port P2 Interrupt Edge Select, P2IES	02Ch		Cap/Com Control, CCTL4	016Ah
	Port P2 Interrupt Flag, P2IFG	02Bh		Reserved	016Ch
	Port P2 Direction, P2DIR	02Ah		Reserved	016Eh
	Port P2 Output, P2OUT	029h		Timer_A Register, TAR	0170h
	Port P2 Input, P2IN	028h		Cap/Com Register, CCR0	0172h
Port P1	Port P1 Selection, P1SEL	026h		Cap/Com Register, CCR1	0174h
	Port P1 Interrupt Enable, P1IE	025h		Cap/Com Register, CCR2	0176h
	Port P1 Interrupt Edge Select, P1IES	024h		Cap/Com Register, CCR3	0178h
	Port P1 Interrupt Flag, P1IFG	023h		Cap/Com Register, CCR4	017Ah
	Port P1 Direction, P1DIR	022h		Reserved	017Ch
	Port P1 Output, P1OUT	021h		Reserved	017Eh
5 . 5 .	Port P1 Input, P1IN	020h			
Port P4	Port P4 Selection, P4SEL	01Fh			
	Port P4 Direction, P4DIR	01Eh			
	Port P4 Output, P4OUT	01D			
	Port P4 Input, P4IN	01Ch			



absolute maximum ratings

-0.3 V to 0.3 V
-0.3 V to 0.3 V
-0.3 V to 6 V
-0.3 V to 6 V
to V_{CC} + 0.3 V
±2 mA
55°C to 150°C
55°C to 150°C -40°C to 85°C
1



NOTES: A. Ground potential for all port output drivers and input terminals, excluding first inverter/buffer

B. Ground potential for entire device core logic and peripheral modules

Figure 1. Supply Voltage Interconnection



recommended operating conditions

PARAMETER		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC} , (MSP430C33x)		2.5		5.5	V
Supply voltage, V _{CC} , (MSP430E/P33x)		2.7	3	5.5	V
Supply voltage, VSS	Supply voltage, VSS			0	V
Operating free circumserture range T	TMS430C33x, TMS430P33x	-40		85	°C
Operating free-air temperature range T _A	PMS430E33x		25		-0
XTAL frequency f(XTAL) (signal ACLK)	XTAL frequency f _(XTAL) (signal ACLK)				
Dracescor frequency (signal MCLV) f	V _{CC} = 3 V			1.65	MHz
Processor frequency (signal MCLK), f _{system}	V _{CC} = 5 V	DC		3.8	MHz




Figure 2. Frequency vs. Supply Voltage

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

supply current (into V_{CC}) excluding external current (f_(system) = 1 MHz) (see Note 4)

	PARAMETER		TEST CON	DITIONS	MIN	NOM	MAX	UNIT
		C336/7	T _A = -40°C +85°C,	VCC = 3 V		400	500	
leann	Active Made	C330/1	T _A = -40°C +85°C,	V _{CC} = 5 V		800	900	μΑ
I(AM)	Active Mode	P337	T _A = -40°C +85°C,	V _{CC} = 3 V		3	6	mA
		F337	$T_A = -40^{\circ}C + 85^{\circ}C$,	V _{CC} = 5 V		10	12	IIIA
		C336/7	$T_A = -40^{\circ}C + 85^{\circ}C$,	VCC = 3 V		50	70	
lanuan	Low power mode (LPM0.1)	C330/1	$T_A = -40^{\circ}C + 85^{\circ}C$,	V _{CC} = 5 V		100	130	
(CPUOff)	Low power mode, (LPM0,1)	P337	T _A = -40°C +85°C,	V _{CC} = 3 V		70	110	μΑ
		F337	T _A = -40°C +85°C,	V _{CC} = 5 V		150	200	
la 5. (5)	Low power made (LDM2)		$T_A = -40^{\circ}C + 85^{\circ}C$,	V _{CC} = 3 V		7	12	
I(LPM2)	Low power mode, (LPM2)		T _A = -40°C +85°C,	V _{CC} = 5 V		18	25	μΑ
			T _A = -40°C			2.0	3.5	
			T _A = 25°C	V _{CC} = 3 V		2.0	3.5	
la 	Low power mode (LPM3)		T _A = 85°C			1.6	3.5	^
(LPM3)	Low power mode, (LPM3)		T _A = -40°C			5.2	10	μΑ
			T _A = 25°C	V _{CC} = 5 V		4.2	10	
			T _A = 85°C			4.0	10	
			T _A = -40°C			0.1	0.8	
(LPM4)	Low power mode, (LPM4)		T _A = 25°C	V _{CC} = 3 V/5 V		0.1	0.8	μΑ
,			T _A = 85°C	7 i		0.4	1.5	

NOTE 4: All inputs are tied to 0V or VCC2. Outputs do not source or sink any current. The current consumption in LPM2 and LPM3 are measured with active Basic Timer1 Module (ACLK selected), LCD Module (f_{LCD}=1024Hz, 4MUX) and USART module (UART, ACLK, 2400 Baud selected)

Current Consumption of active mode versus system frequency, C versions only

$$I_{AM} = I_{AM[1MHz]} * f_{system}[MHz]$$

Current Consumption of active mode versus supply voltage, C versions only

$$I_{AM} = I_{AM[3V]} + 200\mu A/V * (V_{CC}-3)$$



SLAS163 - FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

schmitt-trigger inputs Port 0 to P4, P0.x to P4.x, Timer/Port, CIN, TP0.0-TP0.5

	PARAMETER	TEST CONDITIONS	MIN	NOM MA	X UNIT
V _{IT+}	Positive-going input threshold voltage	V _{CC} = 3 V	1.2	2	1
		V _{CC} = 5 V	2.3	3	4
V _{IT} –	Negative-going input threshold voltage	V _{CC} = 3 V	0.7	1	5
		V _{CC} = 5 V	1.4	2	3 ^v
VI-VO	Input-output voltage differential, (hysteresis)	V _{CC} = 3 V	0.3	1	0
		V _{CC} = 5 V	0.6	1	4

standard inputs TCK, TMS, TDI, RST/NMI (see Note 5)

	PARAMETER	TEST CONDITIONS	MIN	NOM MAX	UNIT
۷ _{II}	L Low-level input voltage	Vaa – 2 V/5 V	VSS	V _{SS} +0.8	V
۷II	H High-level input voltage	VCC = 3 V/5 V	0.7V _{CC}	Vcc	V

NOTE 5: A serial resistor of 1kOhm to the RST/NMI is recommended to enhance latch-up immunity.

outputs Port 0 to P4, P0.x to P4.x, Timer/Port, TP0.0 to TP0.5, LCD: S2/O2 to S29/O29, XBUF: XBUF, JTAG:TDO

	PARAMETER	TEST CONDITIONS		MIN	NOM MAX	UNIT
		$I_{(OHmax)} = -1.2 \text{ mA}$, See Note 6	V2V	V _{CC} -0.4	V _{CC}	
\/a	High-level output voltage	$I_{(OHmax)} = -3.5 \text{ mA}$, See Note 7	VCC = 3 V	V _{CC} -1.0	V _{CC}	V
VOH	rigii-level output voltage	$I_{(OHmax)} = -1.5 \text{ mA}$, See Note 6		V _{CC} -0.4	Vcc	
		$I_{(OHmax)} = -4.5 \text{ mA}$, See Note 7	V _{CC} = 5 V	V _{CC} -1.0	Vcc	
		I _(OLmax) = + 1.2 mA, See Note 6	V22 - 2 V	VSS	V _{SS} +0.4	
VOL	Low-level output voltage	I _(OLmax) = + 3.5 mA, See Note 7	VCC = 3 V	VSS	V _{SS} +1.0	V
	Low-level output voltage	I _(OLmax) = + 1.5 mA, See Note 6	\/	Vss	V _{SS} +0.4	V V
		I _(OLmax) = + 4.5 mA, See Note 7	$V_{CC} = 5 V$	VSS	V _{SS} +1.0	

NOTES: 6. The maximum total current for all outputs combined should not exceed ±9.6 mA to hold the maximum voltage drop specified.

7. The maximum total current for all outputs combined should not exceed ±28 mA to hold the maximum voltage drop specified.

leakage current (see Note 8)

PARAMETER		TEST CONDIT	MIN	NOM	MAX	UNIT	
I _(LTP)	High-impendance leakage current (LTP)	V _{TP0.x} , CIN, see Note 9	V _{CC} = 3 V/5 V			± 50	nA
I(LS29)		V _{S29} = VSS - VCC	V _{CC} = 3 V/5 V			± 50	nA
I _(P0.x)	Port P0: P0.x	$0 \le x \le 7$, see Note 10	$V_{CC} = 3 \text{ V/5 V}$			± 50	nA
I _(P0.x)	Port P1: P1.x	$0 \le x \le 7$, see Note 10	$V_{CC} = 3 \text{ V/5 V}$			± 50	nA
I(P0.x)	Port P2: P2.x	$0 \le x \le 7$, see Note 10	V _{CC} = 3 V/5 V			± 50	nA
I(P0.x)	Port P3: P3.x	$0 \le x \le 7$, see Note 10	V _{CC} = 3 V/5 V			± 50	nA
I _(P0.x)	Port P4: P4.x	$0 \le x \le 7$, see Note 10	V _{CC} = 3 V/5 V			± 50	nA

NOTES: 8. The leakage current is measured with VSS or VCC applied to the corresponding pins(s) – unless otherwise noted.

- 9. All timer/port pins (TP0.0 to TP0.5) are Hi-Z. Pins CIN and TP0.0 to TP0.5 are connected together during leakage current measurement. In the leakage measurement mode, the input CIN is included. The input voltage is VSS or VCC.
- 10. The leakages of the digital port terminals are measured individually. The port terminal must be selected for input and there must be no optional pull—up or pull—down resistor.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

optional resistors (see Note 11)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
R _(opt1)		V _{CC} = 3 V/5 V	1.2	2.4	4.8	kΩ
R _(opt2)		V _{CC} = 3 V/5 V	1.8	3.6	7.2	kΩ
R _(opt3)		V _{CC} = 3 V/5 V	3.6	7.3	14.6	kΩ
R _(opt4)		V _{CC} = 3 V/5 V	5.5	11	22	kΩ
R _(opt5)	Resistors, individually programmable with ROM code, all port	V _{CC} = 3 V/5 V	11	22	44	kΩ
R _(opt6)	pins, values applicable for pull-down and pull-up	V _{CC} = 3 V/5 V	22	44	88	kΩ
R _(opt7)		V _{CC} = 3 V/5 V	33	66	132	kΩ
R _(opt8)		V _{CC} = 3 V/5 V	55	110	220	kΩ
R _(opt9)		V _{CC} = 3 V/5 V	77	154	310	kΩ
R _(opt10)		V _{CC} = 3 V/5 V	100	200	400	kΩ

NOTE 11: Optional resistors R_(optx) for pull-down or pull-up are not programmed in standard OTP/EPROM devices P/E 337.

inputs and outputs

	PARAMETER	CONDITIONS	VCC	MIN	NOM	MAX	UNIT
^t (int)	External Interrupt timing	Port P0, P1 to P2: External trigger signal for the interrupt flag (see Notes 12 and 13)	3 V/ 5 V	1.5			cycle
^t (cap)	Timer_A, Capture timing	TA0-TA4 External capture signal (see Note 14)	3 V/ 5 V	250			ns
f(IN) t(H) or t(L) t(H) or t(L)	Input frequency	P0.1, CIN, TP.5, UCLK, SIMO, SOMI, TACLK, TA0-TA4	3 V/ 5 V 3 V 5 V	DC 300 125		^f (system)	Mhz ns ns
f(XBUF) f(TAx) f(UCLK)	Output frequency	XBUF, $C_L = 20 \text{ pF}$ TA0-4, $C_L = 20 \text{ pF}$ UCLK, $C_L = 20 \text{ pF}$	3 V/5 V 3 V/5 V 3 V/5 V	DC DC		f(system) f(system)/2 f(system)	MHz MHz
$\begin{array}{c} t(\text{Xdc}) \\ t(\text{Xdc}) \\ t(\text{Xdc}) \\ t(\text{Xdc}) \\ \Delta t(\text{TA}) \\ \end{array}$	Duty cycle of output	XBUF, $C_L = 20 \text{ pF}$ f(MCLK) = 1.1 MHz f(XBUF) = f(ACLK) f(XBUF) = f(ACLK/n) TA04, $C_L = 20 \text{ pF}$ t(TAH) = t(TAL) UCLK, $C(L) = 15 \text{ pF}$	3 V/5 V 3 V/5 V 3 V/5 V	40 35	50	60 65 ±100	% % ns
		t(UCH)= t(UCL)	3 V/ 5 V		0	±100	ns
$^{t}(\tau)$	USART: Deglitch time	See Note 15	3 V 5 V	0.6 0.3		2.6 1.4	μs μs

NOTES: 12. The external signal sets the interrupt flag every time t_(int) is met. It may be set even with trigger signals shorter than t_(int). The conditions to set the flag must be met independently from this timing constraint. T_(int) is defined in MCLK cycles.

13. The external interrupt signal cannot exceed the maximum input frequency (f_(in))

- 14. The external capture signal triggers the capture event every time t_(Cap) is met. It may be triggered even with capture signals shorter than t_(cap). The conditions to set the flag must be met independently from this timing constraint.
- 15. The signal applied to the USART receive signal/terminal (URXD) should meet the timing requirements of $t_{(\tau)}$ to ensure that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum timing condition of $t(\tau)$. The operating conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on the URXD line.



SLAS163 – FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

LCD

PAR	AMETER	TEST COI	NDITIONS	MIN	NOM MAX	UNIT
V ₍₃₃₎		Voltage at R33		2.5	V _{CC} +0.2	
V ₍₂₃₎] ,	Voltage at R23	V = 0 - 2 \//E \/	(V ₃₃ –V	V	
V ₍₁₃₎	Analog voltage	Voltage at R13	VCC = 3 V/5 V	(V ₍₃₃₎ -V ₍ ((3)) $\times \frac{1}{3} + V(03)$	·
V ₍₀₃₎		Voltage at R03		V ₍₃₃₎ – 2.5	V _{CC} +0.2	
V _{O(HLCD)}	Output 1	I _{(HLCD})<= 10 nA	V _{CC} = 3 V/5 V	V _(R33) - 0.125	V _{CC}	V
VO(LLCD)	Output 0	I _(LLCD) <= 10 nA	vCC = 3 v/3 v	V _{SS}	V _{SS} + 0.125	V
I _(R03)		R03 = V _{SS}	No load at all		±20	
I _(R13)	Input leakage	R13 = V _{CC} /3	segment and common lines,		±20	nA
I _(R23)		$R23 = 2 \times V_{CC}/3$	V _{CC} = 3 V/5 V		±20	
V _(Sxx0)				V ₍₀₃₎	V ₍₀₃₎ - 0.1	
V(Sxx1)	Segment line voltage	Ι(O) = - 3 II Δ	V _{CC} = 3 V/5 V	V ₍₁₃₎	V ₍₁₃₎ – 0.1	V
V _(Sxx2)		$I_{(Sxx)} = -3 \mu A$		V ₍₂₃₎	V ₍₂₃₎ - 0.1	v
V _(Sxx3)				V ₍₃₃₎	V ₍₃₃₎ + 0.1	

POR

PARAMETER		TEST CONDITIONS			NOM	MAX	UNIT
t(POR) Delay					150	200	μs
V(POR)			V 2V// EV/	0.9		2.4	V
V(min_POR)			V _{CC} = 3V/5V	0		0.4	V
t(reset)	PUC/POR	Reset is accepted internally]	2			μs


crystal oscillator, XIN, XOUT

PARAMETER		TEST CONDITIONS	MIN	NOM MAX	UNIT
C _(XIN)	Integrated capacitance at input			pF	
C _(XOUT)	Integrated capacitance at output	V 2V//FV		pF	
X _(INL)	Input levels	VCC = 3V/ 5V	VSS	0.2 x VCC1	
X(INH)	input levels		0.8 x VCC1	VCC1]



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

	PARAMETER	TEST CONDIT	TIONS	MIN	NOM	MAX	UNIT
f(NOM)	DCO	N(DCO) = 1 A0h FN_4=FN_3=FN_2 = 0	V _{CC} = 3 V/5 V		1		MHz
	forman	N(DCO) = 00 0110 0000 FN_4=FN_3=FN_2 = 0	VCC = 3 V	0.15		0.6	MHz
f.,,,	f(DCO3)		V _{CC} = 5 V	0.18		0.62	
^f (NOM)	f/2 2 2 2 2 2	N _(DCO) = 11 0100 0000	V _{CC} = 3 V	1.25		4.7	NALI-
	f(DCO26)	FN_4=FN_3=FN_2 = 0	V _{CC} = 5 V	1.45		5.5	MHz
	f(2000)	N(DCO) = 00 0110 0000	V _{CC} = 3 V	0.36		1.05	MHz
0.4	f(DCO3)	FN_4=FN_3=0, FN_2 = 1	V _{CC} = 5 V	0.39		1.2	
2xf(NOM)	f(DCO26)	N(DCO) = 11 0100 0000 FN_4=FN_3=0, FN_2 = 1	VCC = 3 V	2.5		8.1	N 41 1-
			V _{CC} = 5 V	3		9.9	MHz
	f(DCO3)	N(DCO) = 00 0110 0000 FN_4=0, FN_3=1, FN_2=X	VCC = 3 V	0.5		1.5	MHz
224			V _{CC} = 5 V	0.6		1.8	
3xf(NOM)	f(DCO26)	N _(DCO) = 11 0100 0000 FN_4=0,FN_3 =1, FN_2=X	V _{CC} = 3 V	3.7		11	MHz
			V _{CC} = 5 V	4.5		13.8	
	f	N(DCO) = 00 0110 0000 FN_4=1, FN_3 = FN_2=X	VCC = 3 V	0.7		1.85	MHz
4.4	f(DCO3)		V _{CC} = 5 V	0.8		2.4	IVITZ
^{4xf} (NOM)	.	N(DCO) = 11 0100 0000	VCC = 3 V	4.8		13.3	N 41 1-
	f(DCO26)	FN_4=1, FN_3 = FN_2=X	V _{CC} = 5 V	6		17.7	MHz
N(DCO)		f(MCLK) = f(NOM) FN_4=FN_3=FN_2 = 0	V _{CC} = 3 V/5 V	A0h	1A0h	340h	
S		$f(NDCO)+1 = S \times f(NDCO)$	V _{CC} = 3 V/5 V	1.07		1.13	



SLAS163 - FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

RAM

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V(RAMh)	CPU halted, See Note 16	1.8			V

NOTE 16: This parameter defines the minimum supply voltage when the data in the program memory RAM remains unchanged. No program execution should happen during this supply voltage condition.

Timer/Port comparator

	PARAMETER	TES	MIN	NOM	MAX	UNIT	
I(CP)			VCC = 3 V		175	350	
	Comparator, (timer/port)		V _{CC} = 5 V			600	μΑ
V _{ref(CP)}		CPON = 1	V _{CC} = 3 V/5 V	0.230 × V _{CC1}		0.260 × V _{CC1}	V
V _{hys(CP)}			V _{CC} = 3 V		5	37	mV
			V _{CC} = 5 V		10	42	mV

JTAG, program memory

	PARAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
f	ITAC/Toot	TCK fraguancy	V _{CC} = 3 V	DC		5	MHz
f(TCK)	JTAG/Test	TCK frequency	V _{CC} = 5 V	DC		10	
R _(test)		Pull-up resistors on TMS, TCK, TDI, See Note 17	V _{CC} = 3 V/ 5 V	25	60	90	kΩ
\/·	U.	Fuse blow voltage, C versions, See Note 19	V _{CC} = 3 V/ 5 V	5.5		6.0	
V(FB)	JTAG/Fuse,	Fuse blow voltage, E/P versions, See Note 19	V _{CC} = 3 V/ 5 V	11.0		12.0	
I _(FB)	See Note 18	Supply current on TDI/VPP to blow fuse				100	mA
t(FB)	1	Time to blow the fuse				1	ms
V(PP)		Programming voltage, applied to TDI/VPP	V _{CC} = 3 V/5 V	11.0	11.5	12.0	V
I(PP)		Current from programming voltage source	V _{CC} = 3 V/5 V			70	mA
t(pps)		Programming time, single pulse	V _{CC} = 3 V/5 V	5			ms
t(ppf)	EPROM(E) and	Programming time, fast algorithm	$V_{CC} = 3 \text{ V/ 5 V}$		100		μs
Pn	OTP(P) versions only	Number of pulses for successful programming	$V_{CC} = 3 \text{ V/ 5 V}$	4		100	
t(erase)		Erase time wave length 2537 Å @ 15 Ws/cm ² (UV lamp of 12 mW/ cm ²)		30			min
		Write/erase cycles		1000			
		Data retention Tj <55°C		10			Year


NOTES: 17. The TMS and TCK pull-up resistors are implemented in all ROM(C), OTP(P) and EPROM(E) versions. The pull-up resistor on TDI is implemented in C versions only.




^{18.} Once the fuse is blown no further access to the MSP430 JTAG/Test feature is possible.

^{19.} The voltage supply to blow the fuse is applied to TDI/VPP pin during the fuse blowing procedure.


APPLICATION INFORMATION




CMOS INPUT




CMOS SCHMITT-TRIGGER INPUT




I/O WITH SCHMITT-TRIGGER INPUT



CMOS 3-STATE OUTPUT



MSP430C336/337: TMS, TCK, TDI MSP430P336/E337: TMS, TCK



MSP430C33x: TDO/TDI MSP430P/E33x: TDO/TDI

NOTES: A. Optional selection of pull-up or pull-down resistors available on ROM (masked) versions.

B. Fuses for the optional pull-up and pull-down resistors can only be programmed at the factory.



APPLICATION INFORMATION




Figure 3. MSP430P337/E337: TDI/VPP, TDO/TDI

- NOTES: A. During programming activity and when blowing the JTAG fuse, the TDI/VPP terminal is used to apply the correct voltage source.


 The TDO/TDI terminal is used to apply the test input data for JTAG circuitry.
 - B. The TDI/VPP terminal of the 'P337 and 'E337 does not have an internal pull-up resistor. An external pull-down resistor is recommended to avoid a floating node which could increase the current consumption of the device.
 - C. The TDO/TDI terminal is in a high-impedance state after POR. The 'P337 and 'E337 needs a pull-up or a pull-down resistor to avoid floating a node which could increase the current consumption of the device.



MECHANICAL DATA

PJM (R-PQFP-G100)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-022



MECHANICAL DATA

HFD (S-GQFP-G100)

CERAMIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated