

International

Data Sheet No. PD60163-P

IR2109(4) (S) HALF-BRIDGE DRIVER

Features

- Floating channel designed for bootstrap operation Fully operational to +600V
 Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout for both channels
- 3.3V, 5V and 15V input logic compatible
- Cross-conduction prevention logic
- Matched propagation delay for both channels
- High side output in phase with IN input
- Logic and power ground +/- 5V offset.
- Internal 540ns dead-time, and programmable up to 5us with one external R_{DT} resistor (IR21094)
- Lower di/dt gate driver for better noise immunity
- Shut down input turns off both channels.

Description


The IR2109(4)(S) are high voltage, high speed power MOSFET and IGBT drivers with dependent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver
 VOFFSET
 600V max.

 IO+/ 120 mA / 250 mA


 VOUT
 10 - 20V

ton/off (typ.) 750 & 200 ns Dead Time 540 ns (programmable up to 5uS for IR21094)

Packages



cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 volts.



www.irf.com

zsc.com

International

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition		Min.	Max.	Units	
VB	High side floating absolute voltage		-0.3	625		
VS	High side floating supply offset voltage		V _B - 25	V _B + 0.3		
V _{HO}	High side floating output voltage		V _S - 0.3	V _B + 0.3		
V _{CC}	Low side and logic fixed supply voltage		-0.3	25	V	
VLO	Low side output voltage		-0.3	V _{CC} + 0.3	V	
DT	Programmable dead-time pin voltage (IR21	094 only)	V _{SS} - 0.3	V _{CC} + 0.3		
V _{IN}	Logic input voltage (IN & SD)		V _{SS} - 0.3	V _{CC} + 0.3		
V _{SS}	Logic ground (IR21094/IR21894 only)		V _{CC} - 25	V _{CC} + 0.3		
dV _S /dt	Allowable offset supply voltage transient		_	50	V/ns	
PD	Package power dissipation @ $T_A \le +25^{\circ}C$	(8 Lead PDIP)	_	1.0		
		(8 Lead SOIC)	_	0.625		
		(14 lead PDIP)	_	1.6	W	
		(14 lead SOIC)	—	1.0		
RthJA	Thermal resistance, junction to ambient	(8 Lead PDIP)	_	125		
		(8 Lead SOIC)	_	200		
		(14 lead PDIP)	_	75	°C/W	
		(14 lead SOIC)	_	120	Ť	
TJ	Junction temperature		_	150		
TS	Storage temperature		-50	150	°C	
TL	Lead temperature (soldering, 10 seconds)		_	300		

International **ISPR** Rectifier

Recommended Operating Conditions

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The V_S and V_{SS} offset rating are tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
VB	High side floating supply absolute voltage	V _S + 10	V _S + 20	
VS	High side floating supply offset voltage	Note 1	600	
V _{HO}	High side floating output voltage	VS	VB	
V _{CC}	Low side and logic fixed supply voltage	10	20	
VLO	Low side output voltage	0	V _{CC}	V
V _{IN}	Logic input voltage (IN & SD)	V _{SS}	V _{CC}	
DT	Programmable dead-time pin voltage (IR21094 only)	V _{SS}	V _{CC}	
V _{SS}	Logic ground (IR21094 only)	-5	5	
T _A	Ambient temperature	-40	125	°C

Note 1: Logic operational for V_S of -5 to +600V. Logic state held for V_S of -5V to -V_{BS}. (Please refer to the Design Tip DT97-3 for more details).

Dynamic Electrical Characteristics

 V_{BIAS} (V_{CC}, V_{BS}) = 15V, V_{SS} = COM, C_L = 1000 pF, T_A = 25°C, DT = VSS unless otherwise specified.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
ton	Turn-on propagation delay	—	750	950		$V_{S} = 0V$
toff	Turn-off propagation delay	—	200	280		$V_{S} = 0V \text{ or } 600V$
tsd	Shut-down propagation delay	—	200	280		
MT	Delay matching, HS & LS turn-on/off	—	0	70	nsec	
tr	Turn-on rise time		150	220		$V_{S} = 0V$
tf	Turn-off fall time	—	50	80		$V_{S} = 0V$
DT	Deadtime: LO turn-off to HO turn-on(DTLO-HO) &	400	540	680		RDT= 0
	HO turn-off to LO turn-on (DTHO-LO)	4	5	6	usec	RDT = 200k (IR21094)
MDT	Deadtime matching = DTLO - HO - DTHO-LO	_	0	60	nsec	RDT=0
		—	0	600	11000	RDT = 200k (IR21094)

International


Static Electrical Characteristics


 V_{BIAS} (V_{CC} , V_{BS}) = 15V, V_{SS} = COM, DT= V_{SS} and T_A = 25°C unless otherwise specified. The V_{IL} , V_{IH} and I_{IN} parameters are referenced to V_{SS} /COM and are applicable to the respective input leads: IN and SD. The V_O , I_O and Ron parameters are referenced to COM and are applicable to the respective output leads: HO and LO.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
VIH	Logic "1" input voltage for HO & logic "0" for LO	2.9	—	—		$V_{CC} = 10V \text{ to } 20V$
VIL	Logic "0" input voltage for HO & logic "1" for LO	-	—	0.8		$V_{CC} = 10V \text{ to } 20V$
V _{SD,TH+}	SD input positive going threshold	2.9	—	—	V	$V_{CC} = 10V$ to 20V
VSD,TH-	SD input negative going threshold	—	—	0.8	V	V _{CC} = 10V to 20V
V _{OH}	High level output voltage, V _{BIAS} - V _O	—	0.8	1.4		I _O = 20 mA
V _{OL}	Low level output voltage, VO	—	0.3	0.6		I _O = 20 mA
I _{LK}	Offset supply leakage current	-	—	50		$V_B = V_S = 600V$
I _{QBS}	Quiescent VBS supply current	20	60	150	μA	$V_{IN} = 0V \text{ or } 5V$
IQCC	Quiescent V _{CC} supply current	0.4	1.0	1.6	mA	$V_{IN} = 0V \text{ or } 5V$
						RDT = 0
I _{IN+}	Logic "1" input bias current	-	5	20		$IN = 5V, \overline{SD} = 0V$
I _{IN-}	Logic "0" input bias current	—	1	2	μA	IN = 0V, SD = 5V
V _{CCUV+}	V_{CC} and V_{BS} supply undervoltage positive going	8.0	8.9	9.8		
V _{BSUV+}	threshold					
VCCUV-	$V_{\mbox{CC}}$ and $V_{\mbox{BS}}$ supply undervoltage negative going	7.4	8.2	9.0		
VBSUV-	threshold				V	
VCCUVH	Hysteresis	0.3	0.7	—		
VBSUVH						
I _{O+}	Output high short circuit pulsed vurrent	120	200	_		$V_O = 0$ V, PW $\leq 10 \ \mu$ s
IO-	Output low short circuit pulsed current	250	350	—	mA	$V_O = 15V, PW \le 10 \ \mu s$

International **IGR** Rectifier

Functional Block Diagrams






International **TOR** Rectifier

Lead Definitions


Symbol	Description
IN	Logic input for high and low side gate driver outputs (HO and LO), in phase with HO (referenced to COM
	for IR2109 and VSS for IR21094)
SD	Logic input for shutdown (referenced to COM for IR2109 and VSS for IR21094)
DT	Programmable dead-time lead, referenced to VSS. (IR21094 only)
VSS	Logic Ground (21094 only)
VB	High side floating supply
HO	High side gate drive output
VS	High side floating supply return
V _{CC}	Low side and logic fixed supply
LO	Low side gate drive output
СОМ	Low side return


Lead Assignments





International

Case Outlines












International **TOR** Rectifier



International

TOR Rectifier










Figure 5. Delay Matching Waveform Definitions








Figure 4. Deadtime Waveform Definitions

International INTERN