

# International IOR Rectifier

# IR2128

## CURRENT SENSING SINGLE CHANNEL DRIVER

### Features

- Floating channel designed for bootstrap operation  
Fully operational to +600V  
Tolerant to negative transient voltage  
dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout
- 5V Schmitt-triggered input logic
- FAULT lead indicates shutdown has occurred
- Output out of phase with input


### Description

The IR2128 is a high voltage, high speed power MOSFET and IGBT driver. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL outputs. The protection circuitry detects over-current in the driven power transistor and terminates the gate drive voltage. An open drain FAULT signal is provided to indicate that an over-current shutdown has occurred. The output driver features a high pulse current buffer stage designed for minimum cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side or low side configuration which operates up to 600 volts.


### Product Summary

<b>V<sub>OFFSET</sub></b>	<b>600V max.</b>
<b>I<sub>O+/-</sub></b>	<b>200 mA / 420 mA</b>
<b>V<sub>OUT</sub></b>	<b>10 - 20V</b>
<b>V<sub>CSth</sub></b>	<b>250 mV</b>
<b>t<sub>on/off</sub> (typ.)</b>	<b>150 &amp; 100 ns</b>

### Packages



### Typical Connection



## Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Symbol	Parameter Definition	Value		Units
		Min.	Max.	
$V_B$	High Side Floating Supply Voltage	-0.3	625	V
$V_S$	High Side Floating Offset Voltage	$V_B - 25$	$V_B + 0.3$	
$V_{HO}$	High Side Floating Output Voltage	$V_S - 0.3$	$V_B + 0.3$	
$V_{CC}$	Logic Supply Voltage	-0.3	25	
$V_{IN}$	Logic Input Voltage	-0.3	$V_{CC} + 0.3$	
$V_{FLT}$	$\overline{FAULT}$ Output Voltage	-0.3	$V_{CC} + 0.3$	
$V_{CS}$	Current Sense Voltage	$V_S - 0.3$	$V_B + 0.3$	
$dV_S/dt$	Allowable Offset Supply Voltage Transient	—	50	V/ns
$P_D$	Package Power Dissipation @ $T_A \leq +25^\circ\text{C}$ (8 Lead DIP)	—	1.0	W
	(8 Lead SOIC)	—	0.625	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (8 Lead DIP)	—	125	$^\circ\text{C/W}$
	(8 Lead SOIC)	—	200	
$T_J$	Junction Temperature	—	150	$^\circ\text{C}$
$T_S$	Storage Temperature	-55	150	
$T_L$	Lead Temperature (Soldering, 10 seconds)	—	300	

## Recommended Operating Conditions

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The  $V_S$  offset rating is tested with all supplies biased at 15V differential.

Symbol	Parameter Definition	Value		Units
		Min.	Max.	
$V_B$	High Side Floating Supply Voltage	$V_S + 10$	$V_S + 20$	V
$V_S$	High Side Floating Offset Voltage	Note 1	600	
$V_{HO}$	High Side Floating Output Voltage	$V_S$	$V_B$	
$V_{CC}$	Logic Supply Voltage	11.8	20	
$V_{IN}$	Logic Input Voltage	0	$V_{CC}$	
$V_{FLT}$	$\overline{FAULT}$ Output Voltage	0	$V_{CC}$	
$V_{CS}$	Current Sense Signal Voltage	$V_S$	$V_S + 5$	
$T_A$	Ambient Temperature	-40	125	$^\circ\text{C}$

Note 1: Logic operational for  $V_S$  of -5 to +600V. Logic state held for  $V_S$  of -5V to  $-V_{BS}$ .

## Dynamic Electrical Characteristics

$V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 15V,  $C_L$  = 1000 pF and  $T_A$  = 25°C unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in Figure 3.

Symbol	Parameter Definition	Value			Units	Test Conditions
		Min.	Typ.	Max.		
$t_{on}$	Turn-On Propagation Delay	—	150	200	ns	$V_S = 0V$
$t_{off}$	Turn-Off Propagation Delay	—	100	150		$V_S = 600V$
$t_r$	Turn-On Rise Time	—	80	120		$C_L = 1000$ pF
$t_f$	Turn-Off Fall Time	—	40	60		$C_L = 1000$ pF
$t_{bl}$	Start-Up Blanking Time	500	750	900		
$t_{cs}$	CS Shutdown Propagation Delay	—	240	360		
$t_{fit}$	CS to $\overline{FAULT}$ Pull-Up Propagation Delay	—	340	510		


## Static Electrical Characteristics

$V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 15V and  $T_A$  = 25°C unless otherwise specified. The  $V_{IN}$ ,  $V_{TH}$  and  $I_{IN}$  parameters are referenced to COM. The  $V_O$  and  $I_O$  parameters are referenced to  $V_S$ .

Symbol	Parameter Definition	Value			Units	Test Conditions
		Min.	Typ.	Max.		
$V_{IH}$	Logic "0" Input Voltage (OUT = LO)	2.7	—	—	V	$V_{CC} = 10V$ to 20V
$V_{IL}$	Logic "1" Input Voltage (OUT = HI)	—	—	0.8		$V_{CC} = 10V$ to 20V
$V_{CSTH+}$	CS Input Positive Going Threshold	180	250	320	mV	$V_{CC} = 10V$ to 20V
$V_{OH}$	High Level Output Voltage, $V_{BIAS} - V_O$	—	—	100		$I_O = 0A$
$V_{OL}$	Low Level Output Voltage, $V_O$	—	—	100		$I_O = 0A$
$I_{LK}$	Offset Supply Leakage Current	—	—	50	$\mu A$	$V_B = V_S = 600V$
$I_{QBS}$	Quiescent $V_{BS}$ Supply Current	—	150	300		$V_{IN} = 0V$ or 5V
$I_{QCC}$	Quiescent $V_{CC}$ Supply Current	—	60	120		$V_{IN} = 0V$ or 5V
$I_{IN+}$	Logic "1" Input Bias Current	—	7.0	15		$V_{IN} = 0V$
$I_{IN-}$	Logic "0" Input Bias Current	—	—	1.0		$V_{IN} = 5V$
$I_{CS+}$	"High" CS Bias Current	—	—	1.0		$V_{CS} = 3V$
$I_{CS-}$	"High" CS Bias Current	—	—	1.0		$V_{CS} = 0V$
$V_{BSUV+}$	$V_{BS}$ Supply Undervoltage Positive Going Threshold	8.8	10.3	11.8	V	
$V_{BSUV-}$	$V_{BS}$ Supply Undervoltage Negative Going Threshold	7.5	9.0	10.6		
$I_{O+}$	Output High Short Circuit Pulsed Current	200	250	—	mA	$V_O = 0V$ , $V_{IN} = 0V$ $PW \leq 10$ $\mu s$
$I_{O-}$	Output Low Short Circuit Pulsed Current	420	500	—		$V_O = 15V$ , $V_{IN} = 5V$ $PW \leq 10$ $\mu s$

# IR2128

## Functional Block Diagram




## Lead Definitions

Lead	
Symbol	Description
V <sub>CC</sub>	Logic and gate drive supply
$\overline{\text{IN}}$	Logic input for gate driver output (HO), out of phase with HO
$\overline{\text{FAULT}}$	Indicates over-current shutdown has occurred, negative logic
COM	Logic ground
V <sub>B</sub>	High side floating supply
HO	High side gate drive output
V <sub>S</sub>	High side floating supply return
CS	Current sense input to current sense comparator

## Lead Assignments

8 Lead DIP	SO-8
IR2128	IR2128S

Device Information

Process & Design Rule			HVDCMOS 4.0 μm		
Transistor Count			206		
Die Size			77 X 85 X 26 (mil)		
Die Outline					
Thickness of Gate Oxide			800Å		
Connections	First Layer	Material	Poly Silicon		
		Width	4 μm		
		Spacing	6 μm		
		Thickness	5000Å		
	Second Layer	Material	Al - Si (Si: 1.0% ±0.1%)		
		Width	6 μm		
		Spacing	7 μm		
		Thickness	20,000Å		
Contact Hole Dimension			8 μm X 8 μm		
Insulation Layer	Material	PSG (SiO <sub>2</sub> )			
	Thickness	1.5 μm			
Passivation	Material	PSG (SiO <sub>2</sub> )			
	Thickness	1.5 μm			
Method of Saw			Full Cut		
Method of Die Bond			Ablebond 84 - 1		
Wire Bond	Method	Thermo Sonic			
	Material	Au (1.0 mil / 1.3 mil)			
Leadframe	Material	Cu			
	Die Area	Ag			
	Lead Plating	Pb : Sn (37 : 63)			
Package	Types	8 Lead PDIP / SO-8			
	Materials	EME6300 / MP150 / MP190			
Remarks:					




Figure 1. Input/Output Timing Diagram




Figure 2. Switching Time Waveform Definition




Figure3. Start-up Blanking Time Waveform Definitions




Figure 4. CS Shutdown Waveform Definitions




Figure 5. CS to  $\overline{\text{FAULT}}$  Waveform Definitions