

# International **TOR** Rectifier

Data Sheet PD No. 60179-I

# IR21571(S)

FULLY INTEGRATED BALLAST CONTROL IC

#### Features

- Programmable preheat time & frequency
- Programmable ignition ramp
- Protection from failure-to-strike
- Lamp filament sensing & protection
- Protection from operation below resonance -0.2V CS threshold sync' d to falling edge on LO
- Protection from low-line condition
- Automatic restart for lamp exchange


### Description

- Thermal overload protection
- Programmable deadtime
- Integrated 600V level-shifting gate driver
- Internal 15.6V zener clamp diode on VCC
- Micropower startup (150uA)
- Latch immunity protection on all leads
- ESD protection on all leads

The IR21571 is a fully integrated, fully protected 600V ballast control IC designed to drive virtually all types of rapid start fluorescent lamp ballasts. Externally programmable features such as preheat time & frequency, ignition ramp characteristics, and running mode operating frequency provide a high degree of flexibility for the ballast design engineer. Comprehensive protection features such as protection frailure of a lamp to strike, filament failures, low dc bus conditions, thermal overload, or lamp failure during normal operation, as well as an automatic restart function, have been included in the design. The heart of this control IC is a variable frequency oscillator with externally programmable deadtime. Precise control of a 50% duty cycle is accomplished using a T-flip-flop. The IR21571 is available in both 16 pin DIP and 16 pin narrow body SOIC packages.



### **Typical Connection**



International

### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units			
VB	High side floating supply voltage	-0.3	625				
VS	High side floating supply offset voltage	V <sub>B</sub> - 25	V <sub>B</sub> + 0.3	- v			
Vно	High side floating output voltage	V <sub>S</sub> - 0.3	V <sub>B</sub> + 0.3	Ī			
VLO	Low side output voltage	-0.3	V <sub>CC</sub> + 0.3				
IOMAX	Maximum allowable output current (either or external power transistor miller effect	output) due to	-500	500	mA		
IRT	R <sub>T</sub> pin current		-5	5			
V <sub>CT</sub>	C <sub>T</sub> pin voltage		-0.3	5.5			
V <sub>DC</sub>	V <sub>DC</sub> pin voltage		-0.3	V <sub>CC</sub> + 0.3	+ V		
ICPH	CPH pin current		-5	5			
IRPH	RPH pin current	-5	5	mA			
I <sub>RUN</sub>	RUN pin current	-5	5				
IDT	Deadtime pin current	-5	5				
V <sub>CS</sub>	Current sense pin voltage	-0.3	5.5	V			
ICS	Current sense pin current	-5	5				
loc	Over-current threshold pin current	-5	5	Ť			
I <sub>SD</sub>	Shutdown pin current	-5	5	† mA			
Icc	Supply current (note 1)		-20	20	Ť		
dV/dt	Allowable offset voltage slew rate		-50	50	V/ns		
PD	Package power dissipation @ $T_A \le +25^{\circ}C$	(16 lead PDIP)	—	1.60			
	$P_D = (T_{JMAX}-T_A)/Rth_{JA}$	(16 lead SOIC)	—	1.00	W		
<b>R</b> th <sub>JA</sub>	Thermal resistance, junction to ambient	(16 lead PDIP)	—	75			
		_	115	+ °C/W			
ТJ	Junction temperature		-55	150			
TS	Storage temperature	-55	150	°C			
ΤL	Lead temperature (soldering, 10 seconds)	_	300	1			

Note 1: This IC contains a zener clamp structure between the chip V<sub>CC</sub> and COM which has a nominal breakdown voltage of 15.6V. Please note that this supply pin should not be driven by a DC, low impedance power source greater than the V<sub>CLAMP</sub> specified in the Electrical Characteristics section.

# International

#### **Recommended Operating Conditions**

For proper operation the device should be used within the recommended conditions.

Symbol	Definition	Min.	Max.	Units	
V <sub>BS</sub>	High side floating supply voltage	V <sub>CC</sub> - 0.7	VCLAMP		
VS	Steady state high side floating supply offset voltage	-3.0	600	V	
Vcc	Supply voltage	V <sub>CCUV+</sub>	VCLAMP	MP	
ICC	Supply current	Note 2	10	mA	
V <sub>DC</sub>	V <sub>DC</sub> lead voltage	0	VCC	V	
CT	C <sub>T</sub> lead capacitance	220	—	pF	
R <sub>DT</sub>	Deadtime resistance	1.0		kΩ	
Roc	Over-current (CS+) threshold programming resistance		50	K32	
IRT	R <sub>T</sub> lead current (Note 3)	-500	-50		
I <sub>RPH</sub>	I <sub>RPH</sub> RPH lead current (Note 3)		450	uA	
I <sub>RUN</sub>	RUN lead current (Note 3)	0	450	1	
I <sub>SD</sub>	D Shutdown lead current		1	mA	
ICS	Current sense lead current	-1	1		
TJ	Junction temperature	-40	125	°C	
VBSMIN	Minimum required VBS voltage for proper HO functionality	—	5	V	

#### **Electrical Characteristics**

 $V_{CC} = V_{BS} = V_{BIAS} = 14V + 0.25V$ ,  $R_T = 40.0k\Omega$ ,  $C_T = 470 \text{ pF}$ , RPH and RUN leads no connection,  $V_{CPH} = 0.0V$ ,  $R_{DT} = 6.1k\Omega$ ,  $R_{OC} = 20.0k\Omega$ ,  $V_{CS} = 0.5V$ ,  $V_{SD} = 0.0V$ ,  $C_L = 1000\text{ pF}$ ,  $T_A = 25^{\circ}\text{C}$  unless otherwise specified.

Supply Characteristics						
Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
V <sub>CCUV+</sub>	V <sub>CC</sub> supply undervoltage positive going threshold	10.5	11.4	12.4	v	V <sub>CC</sub> rising from 0V
VUVHYS	V <sub>CC</sub> supply undervoltage lockout hysteresis	1.5	1.8	2.2	Ī	
Ιαςςυν	UVLO mode quiescent current	50	150	300		V <sub>CC</sub> < V <sub>CCUV-</sub>
IQCCFLT	Fault-mode quiescent current	75	200	300	μΑ	SD=5V, CS = 2V or Tj > T <sub>SD</sub>
IQCC	Quiescent V <sub>CC</sub> supply current	2.9	3.8	4.3		R <sub>T</sub> no connection, C <sub>T</sub> connected to COM
ICC50K	V <sub>CC</sub> supply current, f= 50kHz	4.0	5.5	7.0	mA	R <sub>T</sub> =36kΩ, R <sub>DT</sub> = 5.6kΩ, C <sub>T</sub> =220pF
VCLAMP	V <sub>CC</sub> zener clamp voltage	14.5	15.6	16.5	V	I <sub>CC</sub> = 10mA

Note 2: Enough current should be supplied into the VCC lead to keep the internal 15.6V zener clamp diode on this lead regulating its voltage.

Note 3: Due to the fact that the RT input is a voltage-controlled current source, the total RT lead current is the sum of all the parallel current sources connected to that lead. For optimum oscillator current mirror performance, this total current should be kept between 50µA and 500µA. During the preheat mode, the total current flowing out of the RT lead consists of the RPH lead current plus the current due to the RT resistor. During the run mode, the total RT lead current consists of the RUN lead current plus the current due to the RT resistor.

### International **10R** Rectifier

### **Electrical Characteristics (cont.)**

 $V_{CC} = V_{BS} = V_{BIAS} = 14V + 0.25V, R_T = 40.0k\Omega, C_T = 470 \text{ pF}, \text{RPH} \text{ and RUN leads no connection}, V_{CPH} = 0.0V, R_{DT} = 6.1k\Omega, R_{OC} = 20.0k\Omega, V_{CS} = 0.5V, V_{SD} = 0.0V, C_L = 1000\text{ pF}, T_A = 25^{\circ}\text{C} \text{ unless otherwise specified}.$ 

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
I <sub>QBS0</sub>	Quiescent V <sub>BS</sub> supply current	0	0	15	μA	V <sub>HO</sub> = V <sub>S</sub>
I <sub>QBS1</sub>	Quiescent V <sub>BS</sub> supply current	5	35	65	μΑ	V <sub>HO</sub> = V <sub>B</sub>
I <sub>LK</sub> Offse	t supply leakage current —	—	50	μΑ	V <sub>B</sub> = V	/ <sub>S</sub> = 600V
Oscillat	or I/O Characteristics					
Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
fosc	Oscillator frequency	45.5	48	50.5	kHz	RT = 16.9kΩ, RDT = 6.1kΩ, C <sub>T</sub> =470pF
d	Oscillator duty cycle	49.5	50	50.5	%	
VCT+	Upper CT ramp voltage threshold	3.7	4.0	4.3	V	
Vct-	Lower CT ramp voltage threshold	1.85	2.0	2.15	, i i i i i i i i i i i i i i i i i i i	
VCTFLT	Fault-mode CT lead voltage	—	0	50	mV	SD = 5V, CS = 2V, or Tj > TSD
V <sub>RT</sub>	RT lead voltage	1.85	2.0	2.15	V	
Vrtflt	Fault-mode RT lead voltage	-	0	50	mV	SD = 5V, CS = 2V, or Tj > TSD
tdlo	LO output deadtime	2	2.3	2.5	μsec	
tdho	HO output deadtime	2	2.3	2.5	μσου	
Preheat Symbol	t Characteristics Definition	Min.	Тур.	Max.	Units	Test Conditions
CPH	CPH lead charging current	0.72	0.85	0.98	μA	V <sub>CPH</sub> = 5.3V
CPHIGN	CPH lead Ignition mode threshold voltage	3.7	4.0	4.3		
CPHRUN	CPH lead run mode threshold voltage	4.7	5.15	5.45	V	
CPHCLMP	CPH lead clamp voltage	9.0	9.5	10.5		I <sub>CPH</sub> = 1mA
CPHFLT	Fault-mode CPH lead voltage	_	0	300	mV	SD = 5V, CS = 2V,
						or Tj > TSD
RPH Cł	naracteristics					
Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
I <sub>RPHLK</sub>	Open circuit RPH lead leakage current	-	0.01	0.1	μΑ	V <sub>RPH</sub> = 5V,V <sub>RPH</sub> = 6V
VRPHFLT	Fault-mode RPH lead voltage	-	0	50	mV	SD = 5V, CS = 2V,

International **ISR** Rectifier

### **Electrical Characteristics (cont.)**


 $V_{CC} = V_{BS} = V_{BIAS} = 14V + 0.25V, R_T = 40.0k\Omega, C_T = 470 \text{ pF}, \text{RPH} \text{ and RUN leads no connection}, V_{CPH} = 0.0V, R_{DT} = 6.1k\Omega, R_{OC} = 20.0k\Omega, V_{CS} = 0.5V, V_{SD} = 0.0V, C_L = 1000\text{ pF}, T_A = 25^{\circ}\text{C} \text{ unless otherwise specified}.$ 

RUN Characteristics								
Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions		
I <sub>RUNLK</sub>	Open circuit RUN lead leakage current	_	0.01	0.1	μΑ	V <sub>RUN</sub> = 5V		
VRUNFLT	Fault-mode RUN lead voltage	_	0	50	mV	SD = 5V, CS = 2V,		
						or Tj > TSD		
Protect	Protection Circuitry Characteristics							
Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions		
V <sub>SD+</sub>	Rising shutdown lead threshold voltage	1.9	2.1	2.3	V			
V <sub>SDHYS</sub>	Shutdown pin threshold hysteresis	100	150	200	mV			
V <sub>CS+</sub>	Over-current sense threshold voltage	0.99	1.10	1.21				
V <sub>CS</sub> -	Under-current sense threshold voltage	0.15	0.2	0.35	V			
T <sub>CS</sub>	Over-current sense propogation delay	100	250	400	nsec	Delay from CS to LO		
V <sub>DC+</sub>	Low V <sub>BUS</sub> /rectified line input upper threshold	5.0	5.20	5.6				
V <sub>DC</sub> -	Low $V_{BUS}$ /rectified line input lower threshold	2.85	3.3	3.3	V			
T <sub>SD</sub>	Thermal shutdown junction temperature	150	160	170	°C	Note 4		
Gate Driver Output Characteristics								
Symbol	Definition	Min.	Тур.	Max.	Units	<b>Test Conditions</b>		
VOL	Low-level output voltage	—	0	100	m\/	$I_0 = 0$		
VOH	High level output voltage	_	0	100	mV	$V_{BIAS} - V_{O_1} I_0 = 0$		
tr	Turn-on rise time	55	85	150	0000			
tf	Turn-off fall time	35	45	100	nsec			

Note 4: When the IC senses an overtemperature condition (Tj >  $160^{\circ}$ C), the IC is latched off. In order to reset this Fault Latch, the SD lead must be cycled high and then low, or the V<sub>CC</sub> supply to the IC must be cycled below the falling undervoltage lockout threshold (V<sub>CCUV-</sub>).

International

### **Functional Block Diagram**




### Lead Assignments & Definitions

		Pin #	Symbol	Description
		1	VDC	DC Bus Sensing Input
		2	CPH	Preheat Timing Capacitor
	HO	3	RPH	Preheat Frequency Resistor & Ignition Capacitor
CPH 2 15	a vs	4	RT	Oscillator Timing Resistor
		5	RUN	Run Frequency Resistor
RPH 3 🖊 14	4 VB	6	СТ	Oscillator Timing Capacitor
RT   4   N   13	3 VCC	7	DT	Deadtime Programming
		8	OC	Over-current (CS+) Threshold Programming
RUN 5 12	2 СОМ	9	SD	Shutdown Input
	-	10	CS	Current Sensing Input
	l] LO	11	LO	Low-Side Gate Driver Output
	ol cs	12	COM	IC Power & Signal Ground
		13	VCC	Logic & Low-Side Gate Driver Supply
OC 8 9	SD	14	VB	High-Side Gate Driver Floating Supply
		15	VS	High Voltage Floating Return
		16	HO	High-Side Gate Driver Output

International **IOR** Rectifier

## IR21571(S)

### **IR21571 State Diagram**




International

#### **Description of Operation & Component Selection Tips**

#### Supply Bypassing and PC Board Layout Rules

Component selection and placement on the pc board is extremely important when using power control ICs. Vcc should be bypassed to COM as close to the IC terminals as possible with a low ESR/ESL capacitor, as shown in Figure 1 below.




A rule of thumb for the value of this bypass capacitor is to keep its minimum value at least 2500 times the value of the total input capacitance (Ciss) of the power transistors being driven. This decoupling capacitor can be split between a higher valued electrolytic type and a lower valued ceramic type connected in parallel, although a good quality electrolytic (e.g.,  $10\mu$ F) placed immediately adjacent to the Vcc and COM terminals will work well.

In a typical application circuit, the supply voltage to the IC is normally derived by means of a high value startup resistor (1/4W) from the rectified line voltage, in combination with a charge pump from the output of the half-bridge. With this type of supply arrangement, the internal 15.6V zener clamp diode from Vcc to COM will determine the steady state IC supply voltage.

#### Connecting the IC Ground (COM) to the Power Ground

Both the low power control circuitry and low side gate driver output stage grounds return to this lead within the IC. The COM lead should be connected to the bottom terminal of the current sense resistor in the source of the low side power MOSFET using an individual pc board trace, as shown in Figure 2. In addition, the ground return path of the timing components and Vcc decoupling capacitor should be connected directly to the IC COM lead, and not via separate traces or jumpers to other ground traces on the board.




This connection technique prevents high current ground loops from interfering with the sensitive timing component operation, and allows the entire control circuit to reject common-mode noise due to output switching.

International **IOR** Rectifier


#### The Control Sequence & Timing Component Selection

The IR21571 uses the following control sequence (Figure 3) to drive rapid start fluorescent lamps.



The control sequence used in the IR21571 allows the Run Mode operating frequency of the ballast to be higher than the ignition frequency (i.e., fstart > fph > frun > fign). This control sequence is recommended for lamp types where the ignition frequency is too close to the run frequency to ensure proper lamp striking for all production resonant LC component tolerances (please note that it is possible to use the IR21571 in systems where fstart > fph > fign > frun, simply by leaving the RUN lead open).


Six leads in the IC are used to control the **Startup**, **Preheat**, **Ignition Ramp**, and **Run** modes of operation, and to allow ballast and lamp engineers the flexibility to optimize their designs for virtually any lamp type. The heart of this controller is an oscillator which resembles those found in many popular PWM voltage regulator ICs. In its simplest form, this oscillator consists of a timing resistor and capacitor connected to ground. The voltage across the timing capacitor CT is a sawtooth, where the rising portion of the ramp is determined by the current in the  $R_T$  lead, and the falling portion of the ramp is determined by an external deadtime resistor  $R_{DT}$ . The oscillograph in Figure 4 illustrates the relationship between the oscillator capacitor waveform and the gate driver outputs.



The deadtime can be programmed by means of the external  $R_{DT}$  resistor, given a certain range of CT capacitor values, using the graph shown in Figure 5.


The R<sub>T</sub> input is a voltage-controlled current source, where the voltage is regulated to be approximately 2.0V. In order to maintain proper linearity between the R<sub>T</sub> lead current and the C<sub>T</sub> capacitor charging current, the value of the R<sub>T</sub> lead current should be kept between 50µA and 500µA. The R<sub>T</sub> lead can also be used as a feedback point for closed loop control.

International **IOR** Rectifier




During the **Startup Mode**, the operating frequency is determined by the parallel combination of R<sub>PH</sub>, R<sub>START</sub>, and R<sub>T</sub>, combined with the values of C<sub>START</sub>, C<sub>T</sub> and R<sub>DT</sub>, as shown in Figure 6. This frequency is normally chosen to ensure that the instantaneous voltage across the lamp during the first few cycles of operation does not exceed the strike potential of the lamp. As the voltage across C<sub>START</sub> charges up to the R<sub>T</sub> lead voltage, the output frequency exponentially decays to the preheat frequency.

During the Preheat Mode, the operating frequency is determined by the parallel combination of  $R_{PH}$  and  $R_T$ , combined with the value of  $C_T$  and  $R_{DT}$ . This frequency, along with the Preheat Time, is normally chosen to ensure that adequate heating of the lamp filaments occur. Typically, a 4.5:1 ratio of the hot filament-to-cold filament resistance is desired for maximum lamp life, as shown in Figure 7.



### International **IOR** Rectifier




The Preheat Time is programmed by means of the preheat capacitor,  $C_{PH}$ , an internal 1µA current source, and an internal threshold on the  $C_{PH}$  lead of 4.0V, according to the following formula:


tph =  $4.7E6 \cdot Cph$ , or Cph =  $213E - 9 \cdot tph$ 

At the end of the Preheat Time, the internal, opendrain transistor holding the R<sub>PH</sub> lead to ground turns off, and the voltage on this lead charges exponentially up to the R<sub>T</sub> lead potential. During this Ignition Ramp Mode, the output frequency exponentially decays to a minimum value. The rate of decay of this frequency is a function of the R<sub>PH</sub> \* C<sub>PH</sub> time constant. Because the Ignition Ramp Mode ends when the voltage on the C<sub>PH</sub> lead reaches 5.15V, the Ignition Ramp Mode is always 1/4th as long as the preheat time.

When the C<sub>PH</sub> lead reaches 5.15V, an open-drain transistor on the RUN lead turns on, and the external R<sub>RUN</sub> resistor is then in parallel with the R<sub>T</sub> resistor. The Run Mode operating frequency is therefore a function of the parallel combination of R<sub>RUN</sub> and R<sub>T</sub>, and this means that the operating power of the lamp can be programmed by means of R<sub>RUN</sub>.

The following graphs, Figures 8 and 9, illustrate the relationship between the effective  $R_T$  resistance (i.e., the parallel combination of resistors which programs the  $C_T$  capacitor charging current) and the operating frequency.






International

#### Lamp Protection & Automatic Restart Circuitry Operation


Three leads on the IR21571 are used for protection, as shown in Figure 10 below. These are  $V_{DC}$  (dc bus monitor),  $S_D$  (unlatched shutdown),  $C_S$  (latched shutdown) and OC (CS+ threshold programming).



#### Sensing the DC Bus Voltage

The first of these protection leads senses the voltage on the DC bus by means of an external resistor divider and an internal comparator with hysteresis. When power is first supplied to the IC at system startup, 3 conditions are required before oscillation is initiated: 1.) the voltage on the V<sub>CC</sub> lead must exceed the rising undervoltage lockout threshold (11.5V), 2.) the voltage at the V<sub>DC</sub> lead must exceed 5.1V, and 3.) the voltage on the SD lead must be below approximately 1.85V. If a low dc bus condition occurs during normal operation, or if power to the ballast is shut off, the dc bus will collapse prior to the V<sub>CC</sub> of the chip (assuming the V<sub>CC</sub> is derived from a charge pump off of the output of the half-bridge). In this case, the voltage on the  $V_{DC}$  lead will shut the oscillator off, thereby protecting the power transistors from potentially hazardous hard switching. Approximately 2V of hysteresis has been designed into the internal comparator sensing the  $V_{DC}$  lead, in order to account for variations in the dc bus voltage under varying load conditions. When the dc bus recovers, the chip restarts from the beginning of the control sequence, as shown in timing diagram Figure 11.


# International



#### Lamp Presence Detection and Automatic Restart

The second protection lead, SD, is used for both unlatched shutdown and automatic restart functions. The SD lead would normally be connected to an external circuit which senses the presence of the lamp (or lamps), as shown in Figure 12.

When the SD lead exceeds 2.0V (approximately 150mV of hysteresis is included to increase noise immunity), signaling either a lamp fault or lamp removal, the oscillator is disabled, both gate driver outputs are pulled low, and the chip is put into the micropower mode. Since a lamp fault would normally lead to a lamp exchange, when a new lamp is inserted into the fixture, the SD lead would be pulled back to near the ground potential. Under these



conditions a reset signal would restart the chip from the beginning of the control sequence, as shown in the timing diagram in Figure 13.


Thus, for a lamp removal and replacement, the ballast automatically restarts the lamp in the proper manner, maximizing lamp life and minimizing stress on the power MOSFETs or IGBTs. The SD lead contains an internal 7.5V zener diode clamp, thereby reducing the number of external components required.

#### Half-Bridge Current Sensing and Protection

The third lead used for protection is the CS lead, which is normally connected to a resistor in the source of the lower power MOSFET, as shown in Figure 14.

The CS lead is used to sense fault conditions such as failure of a lamp to strike, over-current during normal operation, hard switching, no load, and operation below resonance. If any one of these conditions is sensed, the fault latch is set, the oscillator is disabled, the gate driver outputs go low, and the chip is put into the micropower mode. The CS lead performs its sensing functions on a cycle-by-cycle basis in order to maximize ballast reliability.

For the over-current, failure-to-strike, and hard switching fault conditions, an externally programmable, positive-going CS+ threshold is



International


enabled at the end of the preheat time. The level of this positive-going threshold is determined by the value of the resistor ROC. The value of the resistor ROC is determined by the following formula:

$$R_{OC} = \frac{V_{CS^+}}{50E - 6} \text{ or}$$


$$V_{CS+} = 50E - 6 - R_{OC}$$


For the under-current and under-resonance conditions, there is a negative-going CS- threshold of 0.2V which is enabled at the onset of the run mode. The sensing of this CS- threshold is synchronized with the falling edge of the LO output.


Figures 15, 16 and 17 are oscillographs of fault conditions. Figure 15 shows a failure of the lamp to strike, Figure 16 shows a hard switching condition and Figure 17 shows an under-current condition.



# International **IGR** Rectifier








Recovery from such a fault condition is accomplished by cycling either the SD lead or the V<sub>CC</sub> lead. When a lamp is removed, the SD lead goes high, the fault latch is reset, and the chip is held off in an unlatched state. Lamp replacement causes the SD lead to go low again, reinitiating the startup sequence. The fault latch can also be reset by the undervoltage lockout signal, if V<sub>CC</sub> falls below the lower undervoltage threshold.

#### **Bootstrap Supply Considerations**


Power is normally supplied to the high-side circuitry by means of a simple charge pump from  $V_{CC}$ , as shown in Figure 19.



A high voltage, fast recovery diode  $D_{BOOT}$  (the socalled bootstrap diode) is connected between  $V_{CC}$ (anode) and VB (cathode), and a capacitor  $C_{BOOT}$ (the so-called bootstrap capacitor) is connected between the VB and VS leads. During half-bridge switching, when MOSFET Q2 is on and Q1 is off, the bootstrap capacitor  $C_{BOOT}$  is charged from the  $V_{CC}$ decoupling capacitor, through the bootstrap diode  $D_{BOOT}$ , and through Q2. Alternately, when Q2 is off and Q1 is on, the bootstrap diode is reverse-biased, and the bootstrap capacitor (which ' floats' on the source of the upper power MOSFET) serves as the International


power supply to the upper gate driver CMOS circuitry. Since the quiescent current in this CMOS circuitry is very low (typically 45 $\mu$ A in the on-state), the majority of the drop in the V<sub>BS</sub> voltage when Q1 is on occurs due to the transfer of charge from the bootstrap capacitor to the gate of the power MOSFET.

VB should be bypassed to VS as close as possible to the leads of the IC with a low ESR/ESL capacitor. A PCB layout example is shown in figure 20. A rule of thumb for the value of this capacitor is to keep its minimum value at least 50 times the value of the total input capacitance (Ciss) of the MOSFET or IGBT being driven. In addition, the VS lead should be connected directly to the high side power MOSFET source.



International

#### **Case outlines**



Data and specifications subject to change without notice 6/28//2003