

International **IR** Rectifier

**RADIATION HARDENED
POWER MOSFET
THRU-HOLE (TO-39)**

PD - 93857B

**IRHF57230SE
JANSR2N7498T2
200V, N CHANNEL
REF:MIL-PRF-19500/706**



Product Summary

Part Number	Radiation Level	R _{Ds(on)}	I _D	QPL Part Number
IRHF57230SE	100K Rads (Si)	0.24Ω	7.0A	JANSR2N7498T2

International Rectifier's R5™ technology provides high performance power MOSFETs for space applications. These devices have been characterized for Single Event Effects (SEE) with useful performance up to an LET of 80 (MeV/(mg/cm²)). The combination of low R_{Ds(on)} and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.



Features:

- Single Event Effect (SEE) Hardened
- Ultra Low R_{Ds(on)}
- Neutron Tolerant
- Identical Pre- and Post-Electrical Test Conditions
- Repetitive Avalanche Ratings
- Dynamic dv/dt Ratings
- Simple Drive Requirements
- Ease of Parallelizing
- Hermetically Sealed

Absolute Maximum Ratings

Pre-Irradiation

	Parameter	Units	
I _D @ V _{GS} = 12V, T _C = 25°C	Continuous Drain Current	A	7.0
I _D @ V _{GS} = 12V, T _C = 100°C	Continuous Drain Current		4.5
I _{DM}	Pulsed Drain Current ①		28
P _D @ T _C = 25°C	Max. Power Dissipation	W	25
	Linear Derating Factor	W/C	0.2
V _{GS}	Gate-to-Source Voltage	V	±20
E _{AS}	Single Pulse Avalanche Energy ②	mJ	130
I _{AR}	Avalanche Current ①	A	7.0
E _{AR}	Repetitive Avalanche Energy ①	mJ	2.5
dv/dt	Peak Diode Recovery dv/dt ③	V/ns	4.2
T _J	Operating Junction	°C	-55 to 150
T _{TSG}	Storage Temperature Range		
	Lead Temperature		300 (0.063 in./1.6mm from case for 10s)
	Weight	g	0.98 (Typical)

For footnotes refer to the last page

IRHF57230SE, JANSR2N498T2
Pre-Irradiation
Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	200	—	—	V	$V_{GS} = 0V, I_D = 1.0\text{mA}$
$\Delta BVDSS/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	0.26	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1.0\text{mA}$
RDS(on)	Static Drain-to-Source On-State Resistance	—	—	0.24	Ω	$V_{GS} = 12\text{V}, I_D = 4.5\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.5	—	4.5	V	$V_{DS} = V_{GS}, I_D = 1.0\text{mA}$
g_{fs}	Forward Transconductance	4.2	—	—	S (Ω)	$V_{DS} > 15\text{V}, I_{DS} = 4.5\text{A}$ ④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	10	μA	$V_{DS} = 160\text{V}, V_{GS}=0\text{V}$
		—	—	25		$V_{DS} = 160\text{V}, V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	$V_{GS} = 20\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		$V_{GS} = -20\text{V}$
Q_g	Total Gate Charge	—	—	47	nC	$V_{GS} = 12\text{V}, I_D = 7.0\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	12		$V_{DS} = 100\text{V}$
Q_{gd}	Gate-to-Drain ('Miller') Charge	—	—	16		
$t_{d(on)}$	Turn-On Delay Time	—	—	25	ns	$V_{DD} = 100\text{V}, I_D = 7.0\text{A}$
t_r	Rise Time	—	—	100		$V_{GS} = 12\text{V}, R_G = 7.5\Omega$
$t_{d(off)}$	Turn-Off Delay Time	—	—	35		
t_f	Fall Time	—	—	40		
$L_S + L_D$	Total Inductance	—	7.0	—	nH	Measured from Drain lead (6mm /0.25in. from package) to Source lead (6mm /0.25in. from package) with Source wires internally bonded from Source Pin to Drain Pad
C_{iss}	Input Capacitance	—	1014	—	pF	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	182	—		
C_{rss}	Reverse Transfer Capacitance	—	8.8	—		

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	7.0	A	
I_{SM}	Pulse Source Current (Body Diode) ①	—	—	28		
V_{SD}	Diode Forward Voltage	—	—	1.5	V	$T_j = 25^\circ\text{C}, I_S = 7.0\text{A}, V_{GS} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	—	274	ns	$T_j = 25^\circ\text{C}, I_F = 7.0\text{A}, dI/dt \leq 100\text{A}/\mu\text{s}$
Q_{RR}	Reverse Recovery Charge	—	—	2.2	μC	$V_{DD} \leq 25\text{V}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R _{thJC}	Junction-to-Case	—	—	5.0	°C/W	
R _{thJA}	Junction-to-Ambient	—	175	—		Typical socket mount

Note: Corresponding Spice and Saber models are available on the International Rectifier Website.

For footnotes refer to the last page

Radiation Characteristics

IRHF57230SE, JANSR2N7498T2

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ $T_j = 25^\circ\text{C}$, Post Total Dose Irradiation ^{⑤⑥}

	Parameter	100K Rads (Si)		Units	Test Conditions ^⑧
		Min	Max		
BV_{DSS}	Drain-to-Source Breakdown Voltage	200	—	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 1.0\text{mA}$
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	2.0	4.5		$\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = 1.0\text{mA}$
I_{GSS}	Gate-to-Source Leakage Forward	—	100	nA	$\text{V}_{\text{GS}} = 20\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	-100		$\text{V}_{\text{GS}} = -20\text{V}$
I_{DSS}	Zero Gate Voltage Drain Current	—	10	μA	$\text{V}_{\text{DS}} = 160\text{V}, \text{V}_{\text{GS}} = 0\text{V}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source ^④ On-State Resistance (TO-3)	—	0.222	Ω	$\text{V}_{\text{GS}} = 12\text{V}, \text{I}_D = 4.5\text{A}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source ^④ On-State Resistance (TO-39)	—	0.24	Ω	$\text{V}_{\text{GS}} = 12\text{V}, \text{I}_D = 4.5\text{A}$
V_{SD}	Diode Forward Voltage ^④	—	1.5	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 7.0\text{A}$

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Single Event Effect Safe Operating Area

Ion	LET MeV/(mg/cm ²)	Energy (MeV)	Range (μm)	$\text{V}_{\text{DS}} (\text{V})$				
				@ $\text{V}_{\text{GS}} = 0\text{V}$	@ $\text{V}_{\text{GS}} = -5\text{V}$	@ $\text{V}_{\text{GS}} = -10\text{V}$	@ $\text{V}_{\text{GS}} = -15\text{V}$	@ $\text{V}_{\text{GS}} = -20\text{V}$
Br	36.7	309	39.5	200	200	200	200	200
I	59.8	341	32.5	200	200	200	185	120
Au	82.3	350	28.4	200	200	150	50	25




Fig a. Single Event Effect, Safe Operating Area

For footnotes refer to the last page

IRHF57230SE, JANSR2N498T2

Pre-Irradiation




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

Pre-Irradiation




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage

IRHF57230SE, JANSR2N7498T2




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area

IRHF57230SE, JANSR2N498T2

Pre-Irradiation




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Pre-Irradiation

IRHF57230SE, JANSR2N7498T2




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 50V$, starting $T_J = 25^\circ C$, $L = 5.3mH$
Peak $I_L = 7.0A$, $V_{GS} = 12V$
- ③ $I_{SD} \leq 7.0A$, $dI/dt \leq 219A/\mu s$,
 $V_{DD} \leq 200V$, $T_J \leq 150^\circ C$
- ④ Pulse width $\leq 300 \mu s$; Duty Cycle $\leq 2\%$
- ⑤ **Total Dose Irradiation with V_{GS} Bias.**
12 volt V_{GS} applied and $V_{DS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A.
- ⑥ **Total Dose Irradiation with V_{DS} Bias.**
160 volt V_{DS} applied and $V_{GS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A.

Case Outline and Dimensions — TO-205AF (Modified TO-39)

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME 14.5M-1994.
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. CONTROLLING DIMENSION: INCH.
4. CONFORMS TO JEDEC OUTLINE TO-205AF (TO-39).

LEGEND
1- SOURCE
2- GATE
3- DRAIN

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

IR LEOMINSTER : 205 Crawford St., Leominster, Massachusetts 01453, USA Tel: (978) 534-5776

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.
Data and specifications subject to change without notice. 09/03