# Internetionat 捷多邦 Provision at Data Sheet No. PD-9.821A **ICR** Rectifier REPETITIVE AVALANCHE AND dv/dt RATED **HEXFET® TRANSISTOR**

# **IRHN7130 IRHN8130 N-CHANNEL** MEGA RAD HARD

#### 100 Volt. 0.18Ω. MEGA RAD HARD HEXFET

International Rectifier's MEGA RAD HARD technology HEXFETs demonstrate excellent threshold voltage stability and breakdown voltage stability at total radiation doses as high as 1 x 10<sup>6</sup> Rads (Si). Under identical preand post-radiation test conditions, International Rectifier's RAD HARD HEXFETs retain identical electrical specifications up to 1 x 10<sup>5</sup> Rads (Si) total dose. At 1 x 10<sup>6</sup> Rads (Si) total dose, under the same pre-dose conditions, only minor shifts in the electrical specifications are observed and are so specified in table 1. No compensation in gate drive circuitry is required. In addition, these devices are capable of surviving transient ionization pulses as high as 1 x 10<sup>12</sup> Rads (Si)/Sec, and return to normal operation within a few microseconds. Single Event Effect (SEE) testing of International Rectifier RAD HARD HEXFETs has demonstrated virtual immunity to SEE failure. Since the MEGA RAD HARD process utilizes International Rectifier's patented HEXFET technology, the user can expect the highest quality and reliability in the industry.

RAD HARD HEXFET transistors also feature all of the well-established advantages of MOSFETs, such as voltage control, very fast switching, ease of paralleling and temperature stability of the electrical parameters.

They are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers and high-energy pulse circuits in space and weapons environments.

Product Summa	ry	N SA	10.44
Part Num <mark>ber</mark>	BVDSS	RDS(on)	ld
IRHN7130	100V	0.18Ω	14
IRHN8130	100V	0.18Ω	14

#### Features:

- Radiation Hardened up to 1 x 10<sup>6</sup> Rads (Si)
- Single Event Burnout (SEB) Hardened
- Single Event Gate Rupture (SEGR) Hardened
- Gamma Dot (Flash X-Ray) Hardened
- Neutron Tolerant
- Identical Pre- and Post-Electrical Test Conditions
- Repetitive Avalanche Rating
- Dynamic dv/dt Rating
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed .
- Surface Mount
- Light-weight

	<b>J</b>		
	Parameter	IRHN7130, IRHN8130	Units
ID @ VGS = 12V, TC = 25°C	Continuous Drain Current	14	
ID @ VGS = 12V, TC = 100°C	Continuous Drain Current	9.0	A
IDM	Pulsed Drain Current ①	56	
$P_D @ T_C = 25^{\circ}C$	Max. Power Dissipation	75	W
NW S	Linear Derating Factor	0.60	W/K 5
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy 2	160 (see fig. 29)	mJ
AR IAR	Avalanche Current 1	14	A
大学 PFAR	Repetitive Avalanche Energy 10	7.5	mJ
dv/dt	Peak Diode Recovery dv/dt 3	5.5 (see fig. 30)	V/ns
T	Operating Junction	-55 to 150	
stg	Storage Temperature Range		°C

# **Absolute Maximum Ratings**



# **Pre-Radiation**

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	100		—	V	VGS = 0V, ID = 1.0 mA
ΔBV <sub>DSS</sub> /ΔTJ	Temperature Coefficient of Breakdown Voltage	_	0.12	—	V/°C	Reference to 25°C, ID = 1.0 mA
RDS(on)	Static Drain-to-Source	—	—	0.18		VGS = 12V, ID = 9A
. ,	On-State Resistance	—	—	0.20	Ω	VGS = 12V, ID = 9A $VGS = 12V, ID = 14A$
VGS(th)	Gate Threshold Voltage	2.0	—	4.0	V	VDS = VGS, ID = 1.0 mA
9fs	Forward Transconductance	3.3	_	—	S (7)	VDS > 15V, IDS = 9A ④
IDSS	Zero Gate Voltage Drain Current	—	—	25		VDS = 0.8 x Max Rating, VGS = 0V
		—	_	250	μA	VDS = 0.8 x Max Rating
						VGS = 0V, TJ = 125°C
IGSS	Gate-to-Source Leakage Forward	—	—	100	nA	VGS = 20V
IGSS	Gate-to-Source Leakage Reverse	—	—	-100		VGS = -20V
Qg	Total Gate Charge	—	—	45		VGS =12V, ID = 14A
Qgs	Gate-to-Source Charge	—	_	11	nC	VDS = Max. Rating x 0.5
Qgd	Gate-to-Drain ('Miller') Charge	—	_	17		(see figure 23 and 31)
td(on)	Turn-On Delay Time	—	—	30		VDD = 50V, ID = 14A,
tr	Rise Time	—	—	120	ns	RG = 7.5Ω
td(off)	Turn-Off Delay Time	—	—	49	115	(see figure 28)
tf	Fall Time	—	—	64		
LD	Internal Drain Inductance	—	2.0	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
LS	Internal Source Inductance	_	4.1			Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C <sub>iss</sub>	Input Capacitance	—	1100			$V_{GS} = 0V, V_{DS} = 25V$
C <sub>OSS</sub>	Output Capacitance	—	310		pF	f = 1.0 MHz
C <sub>rss</sub>	Reverse Transfer Capacitance		55			(see figure 22)

# Electrical Characteristics @ Tj = 25°C (Unless Otherwise Specified)

# **Source-Drain Diode Ratings and Characteristics**

	Parameter		Min.	Тур.	Max.	Units	Test Conditions
IS	Continuous Source Curren		—	14	A	Modified MOSFET symbol showing the	
ISM	Pulse Source Current (Boo	_	—	56		integral reverse p-n junction rectifier.	
VSD	Diode Forward Voltage			_	1.8	V	$T_j = 25^{\circ}C, I_S = 14A, V_{GS} = 0V \oplus$
trr	Reverse Recovery Time	—	—	370	ns	Tj = 25°C, IF = 14A, di/dt ≤ 100A/μs	
QRR	Reverse Recovery Charge			—	3.5	μC	V <sub>DD</sub> ≤ 50V ④
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by LS + L					beed is substantially controlled by $L_{S} + L_{D}$ .

# **Thermal Resistance**

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
R <sub>th</sub> JC	Junction-to-Case		—	1.67	K/W®	
RthJ-PCB	Junction-to-PC board		TBD		N/V/3	soldered to a copper-clad PC board

# **Radiation Characteristics**

#### Radiation Performance of Mega Rad Hard HEXFETs

International Rectifier Radiation Hardened HEX-FETs are tested to verify their hardness capability. The hardness assurance program at International Rectifier uses two radiation environments.

Every manufacturing lot is tested in a low dose rate (total dose) environment per MIL-STD-750, test method 1019. International Rectifier has imposed a standard gate voltage of 12 volts per note 6 and figure 8a and a V<sub>DSS</sub> bias condition equal to 80% of the device rated voltage per note 7 and figure 8b. Pre- and post-radiation limits of the devices irradiated to 1 x 10<sup>5</sup> Rads (Si) are identical and are presented in Table 1, column 1, IRHN7130. Device performance limits at a post radiation level of 1 x 10<sup>6</sup> Rads (Si) are presented in Table 1, column 2, IRHN8130. The values in Table 1 will be met for either of the two low dose rate test circuits that are used. Typical delta curves showing radiation response appear in figures 1 through 5. Typical postradiation curves appear in figures 10 through 17.

Both pre- and post-radiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison. It should be noted that at a radiation level of  $1 \times 10^5$ Rads (Si), no change in limits are specified in DC parameters. At a radiation level of  $1 \times 10^6$  Rads (Si), leakage remains low and the device is usable with no change in drive circuitry required.

High dose rate testing may be done on a special request basis, using a dose rate up to  $1 \times 10^{12}$  Rads (Si)/Sec. Photocurrent and transient voltage waveforms are shown in figure 7, and the recommended test circuit to be used is shown in figure 9.

International Rectifier radiation hardened HEXFETs have been characterized in neutron and heavy ion Single Event Effects (SEE) environments. The effects on bulk silicon of the type used by International Rectifier on RAD HARD HEXFETs are shown in figure 6. Single Event Effects characterization is shown in Table 3.

Table 1. I	Table 1. Low Dose Rate 6   ⑦			IRHN8130			
	Parameter			1000K Rads (Si)		Units	Test Conditions <sup>(1)</sup>
		min.	max.	min.	max.		
BV <sub>DSS</sub>	BV <sub>DSS</sub> Drain-to-Source Breakdown Voltage		—	100	_	v	$V_{GS} = 0V, I_D = 1.0 \text{ mA}$
V <sub>GS(th)</sub>	Gate Threshold Voltage ④	2.0	4.0	1.25	4.5		$V_{GS} = V_{DS}, I_D = 1.0 \text{ mA}$
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	100	_	100	nA	V <sub>GS</sub> = +20V
IGSS	Gate-to-Source Leakage Reverse	_	-100	_	-100		V <sub>GS</sub> = -20V
IDSS	Zero Gate Voltage Drain Current	—	25	_	25	μA	$V_{DS} = 0.8 \text{ x} \text{ Max} \text{ Rating}, V_{GS} = 0$
R <sub>DS(on)1</sub>	R <sub>DS(on)1</sub> Static Drain-to-Source ④ On-State Resistance One		0.18	_	0.24	Ω	$V_{GS} = 12V, I_D = 9A$
V <sub>SD</sub>	Diode Forward Voltage ④	—	1.8	—	1.8	V	$T_{C} = 25^{\circ}C, I_{S} = 14A, V_{GS} = 0V$

#### Table 2. High Dose Rate ®

		10 <sup>11</sup> Rads (Si)/sec		1012 Rads (Si)/sec					
	Parameter	Min.	Тур	Max.	Min.	Тур.	Max.	Units	Test Conditions
VDSS	Drain-to-Source Voltage	—	—	80	—	—	80	V	Applied drain-to-source voltage
									during gamma-dot
IPP		—	100	—	_	100	—	A	Peak radiation induced photo-current
di/dt		—	—	1000	—	—	200	A/µsec	Rate of rise of photo-current
L <sub>1</sub>		0.1	_		0.5	—	—	μH	Circuit inductance required to limit di/dt

#### Table 3. Single Event Effects (9)

Parameter	Тур.	Units	lon	LET (Si) (MeV/mg/cm²)	Fluence (ions/cm <sup>2</sup> )	Range (um)	V <sub>DS</sub> Bias (V)	V <sub>GS</sub> Bias (V)
				(	(10110) 0111 /	(F***)	( - )	(-)
BVnss	100	V	Ni	28	1 x 10⁵	~41	100	-5

#### **Post-Radiation**




Figure 1. – Typical Response of Gate Threshold Voltage Vs. Total Dose Exposure.




Figure 2. – Typical Response of On-State Resistance Vs. Total Dose Exposure.




Figure 3. – Typical Response of Transconductance




Figure 4. – Typical Response of Drain-to-Source Breakdown Vs. Total Dose Exposure.

## **Post-Radiation**







Figure 5. - Typical Zero Gate Voltage Drain Current Vs. Total Dose Exposure.

Rad Hard HEXFET During 1 x 1012 Rad (Si)/Sec Exposure







During Radiation

Test Circuit

### **Radiation Characteristics**

Note: Bias Conditions during radiation;  $V_{GS} = 12 V_{dC}$ ,  $V_{DS} = 0 V_{dC}$ 




Figure 10. – Typical Output Characteristics Pre-Radiation.




Figure 11. – Typical Output Characteristics, Post Radiation 100K Rads (Si).




Figure 12. – Typical Output Characteristics Post-Radiation 300K Rads (Si).




Figure 13. – Typical Output Characteristics Post-Radiation 1 Mega Rads (Si)

# **Radiation Characteristics**

Note: Bias Conditions during radiation;  $V_{GS} = 12 V_{dC}$ ,  $V_{DS} = 0 V_{dC}$ 




Figure 14. - Typical Output Characteristics Pre-Radiation.




Figure 15. – Typical Output Characteristics, Post-Radiation 100K Rads (Si).




Figure 16. – Typical Output Characteristics, Post-Radiation 300K Rads (Si).




Figure 17. – Typical Output Characteristics, Post-Radiation 1 Mega Rads (Si).




Figure 18. – Typical Output Characteristics, T<sub>C</sub> = 25°C




Figure 19. – Typical Output Characteristics,  $T_C = 150^{\circ}C$ 




Figure 20. – Typical Transfer Characteristics




Figure 21. - Normalized On-Resistance Vs. Temperature






Figure 22. – Typical Capacitance Vs. Drain-to-Source Voltage.








Figure 23. – Typical Gate Charge Vs. Gate-to-Source Voltage.




Figure 25. - Maximum Safe Operating Area




Figure 26. – Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Figure 27. – Maximum Drain Current Vs. Case Temperature.




Figure 28a - Switching Time Test Circuit




Figure 29a – Unclamped Inductive Test Circuit




Figure 28b - Switching Time Waveforms





Figure 29b - Unclamped Inductive Waveforms









Figure 30 - Peak Diode Recovery dv/dt Test Circuit






Figure 31a – Basic Gate Waveform

Figure 31b - Gate Charge Test Circuit





Figure 32. - Typical Time to Accumulated 1% Failure

- Repetitive Rating; Pulse width limited by maximum junction temperature. (figure 26) Refer to current HEXFET reliability report.

- ④ Pulse width  $\leq$  300 µs; Duty Cycle  $\leq$  2%
- ⑤ K/W = °C/W
  - $W/K = W/^{\circ}C$

## **Radiation Characteristics**

- Total Dose Irradiation with V<sub>GS</sub> Bias.
   12 volt V<sub>GS</sub> applied and V<sub>DS</sub> = 0 during irradiation per MIL-STD-750, method 1019. (figure 8a)
- Total Dose Irradiation with VDS Bias. VDS = 0.8 x rated BVDSS (pre-radiation) applied and VGS = 0 during irradiation per MIL-STD-750, method 1019. (figure 8b)
- ⑧ This test is performed using a flash x-ray source operated in the e-beam mode (energy ~2.5 MeV), 30 nsec pulse. (figure 9)
- ③ Study sponsored by NASA. Evaluation performed at Brookhaven National Labs.
- Il All Pre-Radiation and Post-Radiation test conditions are identical to facilitate direct comparison for circuit applications.



# International

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331 EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020 IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897 IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590 IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111 IR FAR EAST: K&H Bldg., 2F, 3-30-4 Nishi-Ikeburo 3-Chome, Toshima-Ki, Tokyo Japan 171 Tel: 81 3 3983 0086 IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

# **Case Outline and Dimensions – SMD-1**