



Advance Technical Information

PolarHT™
HiPerFET
Power MOSFET

IXFC52N30P


$V_{DSS} = 300 \text{ V}$
 $I_{D25} = 32 \text{ A}$
 $R_{DS(on)} = 75 \text{ m}\Omega$

N-Channel Enhancement Mode



Symbol	Test Conditions	Maximum Ratings	
V_{DSS}	$T_J = 25^\circ\text{C to } 150^\circ\text{C}$	300	V
V_{DGR}	$T_J = 25^\circ\text{C to } 150^\circ\text{C}; R_{GS} = 1 \text{ M}\Omega$	300	V
V_{GSS}	Continuous	± 20	V
V_{GSM}	Transient	± 30	V
I_{D25}	$T_C = 25^\circ\text{C}$	32	A
I_{DM}	$T_C = 25^\circ\text{C}$, pulse width limited by T_{JM}	150	A
I_{AR}	$T_C = 25^\circ\text{C}$	52	A
E_{AR}	$T_C = 25^\circ\text{C}$	30	mJ
E_{AS}	$T_C = 25^\circ\text{C}$	1.0	J
dv/dt	$I_S \leq I_{DM}$, $di/dt \leq 100 \text{ A}/\mu\text{s}$, $V_{DD} \leq V_{DSS}$, $T_J \leq 150^\circ\text{C}$, $R_G = 4 \Omega$	10	V/ns
P_D	$T_C = 25^\circ\text{C}$	100	W
T_J		-55 ... +150	$^\circ\text{C}$
T_{JM}		150	$^\circ\text{C}$
T_{stg}		-55 ... +150	$^\circ\text{C}$
T_L	1.6 mm (0.062 in.) from case for 10 s	300	$^\circ\text{C}$
V_{ISOL}	50/60 Hz, RMS, t = 1minute, leads-to-tab	2500	V~
F_C	Mounting Force	11..65/2.5..15	N/lb

ISOPLUS220™(IXFC)
E153432



G = Gate D = Drain
S = Source TAB = Drain

Weight	ISOPLUS220	2.0	g	
Symbol	Test Conditions	Characteristic Values		
		Min.	Typ.	Max.
V_{DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	300		V
$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 4 \text{ mA}$	2.5		5.0 V
I_{GSS}	$V_{GS} = \pm 20 \text{ V}_{DC}, V_{DS} = 0$			$\pm 100 \text{ nA}$
I_{DSS}	$V_{DS} = V_{DSS}$ $V_{GS} = 0 \text{ V}$			25 μA
				250 μA
$R_{DS(on)}$	$V_{GS} = 10 \text{ V}, I_D = 0.5 I_{D25}$ Pulse test, t $\leq 300 \mu\text{s}$, duty cycle d $\leq 2 \%$	65	75	m Ω

Features

- Silicon chip on Direct-Copper-Bond substrate
 - High power dissipation
 - Isolated mounting surface
 - 2500V electrical isolation
- Low drain to tab capacitance(<30pF)

Advantages


- Easy to mount
- Space savings
- High power density



Symbol	Test Conditions	Characteristic Values		
		(T _J = 25°C, unless otherwise specified)		
		Min.	Typ.	Max.
g_{fs}	V _{DS} = 10 V; I _D = 0.5 I _{D25} , pulse test	20	30	S
C_{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1 MHz		3490	pF
C_{oss}			550	pF
C_{rss}			130	pF
t_{d(on)}	V _{GS} = 10 V, V _{DS} = 0.5 V _{DSS} , I _D = I _{D25} R _G = 4 Ω (External)		24	ns
t_r			22	ns
t_{d(off)}			60	ns
t_f			20	ns
Q_{g(on)}	V _{GS} = 10 V, V _{DS} = 0.5 V _{DSS} , I _D = 0.5 I _{D25}		110	nC
Q_{gs}			25	nC
Q_{gd}			53	nC
R_{thJC}			1.25	K/W
R_{thCK}		0.21		K/W

Symbol	Test Conditions	Characteristic Values		
		(T _J = 25°C, unless otherwise specified)		
		min.	typ.	max.
I_s	V _{GS} = 0 V			32 A
I_{SM}	Repetitive			150 A
V_{SD}	I _F = I _S , V _{GS} = 0 V, Pulse test, t ≤ 300 μs, duty cycle d ≤ 2 %			1.5 V
T_{rr}	I _F = 25A -di/dt = 100 A/μs		250	ns
Q_{RM}		V _R = 100V		1.0

ISOPLUS220 Outline



SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.157	.197	4.00	5.00
A2	.098	.118	2.50	3.00
b	.035	.051	0.90	1.30
b2	.049	.065	1.25	1.65
b4	.093	.100	2.35	2.55
c	.028	.039	0.70	1.00
D	.591	.630	15.00	16.00
D1	.472	.512	12.00	13.00
E	.394	.433	10.00	11.00
E1	.295	.335	7.50	8.50
e	.100 BASIC		2.55 BASIC	
L	.512	.571	13.00	14.50
L1	.118	.138	3.00	3.50
T*			42.5°	47.5°

NOTE:

- Bottom heatsink (Pin 4) is electrically isolated from Pin 1, 2, or 3.
- This drawing will meet dimensional requirement of JEDEC SS Product Outl 10-273 except D and D1 dimension.

Fig. 1. Output Characteristics @ 25 Deg. C




Fig. 2. Extended Output Characteristics @ 25 deg. C




Fig. 3. Output Characteristics @ 125 Deg. C




Fig. 4. $R_{DS(on)}$ Normalized to I_{D25} Value vs. Junction Temperature




Fig. 5. $R_{DS(on)}$ Normalized to I_{D25} Value vs. I_D




Fig. 6. Drain Current vs. Case Temperature




Fig. 7. Input Admittance




Fig. 8. Transconductance




Fig. 9. Source Current vs. Source-To-Drain Voltage




Fig. 10. Gate Charge




Fig. 11. Capacitance




Fig. 12. Forward-Bias Safe Operating Area




Fig. 6. Drain Current vs. Case Temperature




Fig. 12. Forward-Bias Safe Operating Area




Fig. 13. Maximum Transient Thermal Resistance

