捷多邦,专业PCB打样**MC1488;哈N\$5188, SN75188** QUADRUPLE LINE DRIVERS

SLLS094C - SEPTEMBER 1983 - REVISED MAY 2004

- Meet or Exceed the Requirements of ANSI TIA/EIA-232-E and ITU Recommendation
- **Current-Limited Output: 10 mA Typical**
- Power-Off Output Impedance: 300 Ω Minimum
- Slew Rate Control by Load Capacitor
- Flexible Supply-Voltage Range
- Input Compatible With Most TTL Circuits


description/ordering information

The MC1488, SN55188, and SN75188 are monolithic quadruple line drivers designed to interface data terminal equipment with data communications equipment in conformance with ANSI TIA/EIA-232-E, using a diode in series with each supply-voltage terminal as shown under typical applications.


The SN55188 is characterized for operation over the full military temperature range of -55°C to 125°C. The MC1488 and SN75188 are characterized for operation from 0°C to 70°C.

WWW.DZ

SN55188...J OR W PACKAGE SN75188 . . . D, N, OR NS PACKAGE MC1488 . . . N PACKAGE (TOP VIEW)



SN55188 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

| TA | PACKAGE† | | ORDERABLE PART NUMBER | TOP-SIDE MARKING | | | | |
|----------------|--------------|--------------|-----------------------|---------------------|--|--|--|--|
| - F | DDID (A)) EG | Tube of 25 | MC1488N | MC1488N | | | | |
| THE WA | PDIP (N) | Tube of 25 | SN75188N | SN75188N | | | | |
| 0°C to 70°C | 0010 (D) | Tube of 50 | SN75188D | 0175400 | | | | |
| | SOIC (D) | Reel of 2500 | SN75188DR | SN75188 | | | | |
| | SOP (NS) | Reel of 2000 | SN75188NSR | SN75188 | | | | |
| −55°C to 125°C | ODID (1) | T. 1. 105 | SN55188J | SN55188J | | | | |
| | CDIP (J) | Tube of 25 | SNJ55188J | SNJ55188J | | | | |
| | CFP (W) | Tube of 150 | SNJ55188W | SNJ55188W | | | | |
| | LCCC (FK) | Tube of 55 | SNJ55188FK | SNJ55188FK | | | | |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




FUNCTION TABLE (drivers 2-4)

| Α | В | Υ |
|---|---|---|
| Н | Н | L |
| L | Χ | Н |
| X | L | Н |


H = high level, L = low level, X = irrelevant

logic diagram (positive logic)



Positive logic $Y = \overline{A} (\text{driver 1})$ $Y = \overline{AB} \text{ or } \overline{A} + \overline{B} (\text{drivers 2 thru 4})$

schematic (each driver)



Resistor values shown are nominal.



SLLS094C - SEPTEMBER 1983 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

| Supply voltage, V _{CC+} at (or below) 25°C free-air temperature (see Notes 1 an | d 2) 15 V |
|--|------------------------------|
| Supply voltage, V _{CC} at (or below) 25°C free-air temperature (see Notes 1 an | d 2)–15 V |
| Input voltage, V _I | –15 V to 7 V |
| Output voltage, V _O | –15 V to 15 V |
| Continuous total power dissipation (see Note 2) | See Dissipation Rating Table |
| Package thermal impedance, θ_{JA} (see Notes 3 and 4): D package | 86°C/W |
| N package | 80°C/W |
| NS package | 76°C/W |
| Operating virtual junction temperature, T _J | 150°C |
| Case temperature for 60 seconds, FK package | |
| Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or W packa | _ |
| Storage temperature range, T _{stg} | 65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to the network ground terminal.
 - 2. For operation above 25°C free-air temperature, refer to the maximum supply voltage curve, Figure 6. In the J package, SN55188 chips are alloy mounted.
 - 3. Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) T_A)/θ_{JA}. Selecting the maximum of 150°C can affect reliability.
 - 4. The package thermal impedance is calculated in accordance with JESD 51-7.

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING | T _A = 125°C POWER RATING |
|---------|---------------------------------------|--|---------------------------------------|--|
| FK | 1375 mW | 11.0 mW/°C | 880 mW | 275 mW |
| J | 1375 mW | 11.0 mW/°C | 880 mW | 275 mW |
| W | 1000 mW | 8.0 mW/°C | 640 mW | 200 mW |

recommended operating conditions

| | | SN55188 | | MC14 | UNIT | | | |
|------------------|--------------------------------|---------|-----|------|------|-----|-----|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | ONIT |
| V _{CC+} | Supply voltage | 7.5 | 9 | 15 | 7.5 | 9 | 15 | V |
| VCC- | Supply voltage | -7.5 | -9 | -15 | -7.5 | -9 | -15 | V |
| V_{IH} | High-level input voltage | 1.9 | | | 1.9 | | | V |
| V_{IL} | Low-level input voltage | | | 0.8 | | | 0.8 | V |
| TA | Operating free-air temperature | -55 | | 125 | 0 | | 70 | °C |



MC1488, SN55188, SN75188 QUADRUPLE LINE DRIVERS

SLLS094C - SEPTEMBER 1983 - REVISED MAY 2004

electrical characteristics over operating free-air temperature range, $V_{CC\pm}$ = ± 9 V (unless otherwise noted)

| DADAMETER | | TEST CONDITIONS | | SN55188 | | | MC1488, SN75188 | | | LINUT |
|--------------------|--|---|--|---------|------------------|-------|-----------------|------------------|--------|-------|
| | PARAMETER | IEST CON | IDITIONS | MIN | TYP [†] | MAX | MIN | TYP [†] | MAX | UNIT |
| Vон | High-level output voltage | V _{IL} = 0.8 V, | V _{CC+} = 9 V, V _{CC-} = -9 V | 6 | 7 | | 6 | 7 | | ٧ |
| VOH | riigii-ievei output voitage | $R_L = 3 \text{ k}\Omega$ | $V_{CC+} = 13.2 \text{ V},$ $V_{CC-} = -13.2 \text{ V}$ | 9 | 10.5 | | 9 | 10.5 | | V |
| VOL | Low-level output voltage | V _{IH} = 1.9 V, | V _{CC+} = 9 V, V _{CC-} = -9 V | | _ 7 ‡ | -6 | | -7 | -6 | V |
| VOL | Low-level output voltage | $R_L = 3 \text{ k}\Omega$ | $V_{CC+} = 13.2 \text{ V},$ $V_{CC-} = -13.2 \text{ V}$ | | -10.5‡ | -9 | | -10.5 | -9 | ٧ |
| lн | High-level input current | V _I = 5 V | | | | 10 | | | 10 | μΑ |
| I _{IL} | Low-level input current | V _I = 0 | | | -1 | -1.6 | | -1 | -1.6 | mA |
| I _{OS(H)} | Short-circuit output current at high level§ | V _I = 0.8 V, | V _O = 0 | -4.6 | -9 | -13.5 | -6 | -9 | -12 | mA |
| I _{OS(L)} | Short-circuit output current at low level§ | V _I = 1.9 V, | V _O = 0 | 4.6 | 9 | 13.5 | 6 | 9 | 12 | mA |
| r _O | Output resistance, power off | $V_{CC+} = 0,$ $V_{O} = -2 \text{ V to 2 V}$ | V _{CC} = 0, | 300 | | | 300 | | | Ω |
| | | V _{CC+} = 9 V, | All inputs at 1.9 V | | 15 | 20 | | 15 | 20 | |
| | | No load | All inputs at 0.8 V | | 4.5 | 6 | | 4.5 | 6 | |
| loo | Supply current from $V_{CC+} = 12 \text{ V}$, | V _{CC+} = 12 V, | All inputs at 1.9 V | | 19 | 25 | | 19 | 25 | mA |
| ICC+ | V _{CC+} | No load | All inputs at 0.8 V | | 5.5 | 7 | | 5.5 | 7 | IIIA |
| | | $V_{CC+} = 15 \text{ V},$ | All inputs at 1.9 V | | | 34 | | | 34 | |
| | | No load, $T_A = 25^{\circ}C$ | All inputs at 0.8 V | | | 12 | | | 12 | |
| | | $V_{CC} = -9 V$ | All inputs at 1.9 V | | -13 | -17 | | -13 | -17 | |
| | | No load | All inputs at 0.8 V | | | -0.5 | | | -0.015 | |
| Icc- | Supply current from I _{CC} _ | $V_{CC} = -12 V$, | All inputs at 1.9 V | | -18 | -23 | | -18 | -23 | mA |
| 100- | Supply current from ICC = | No load | All inputs at 0.8 V | | | -0.5 | | | -0.015 | IIIA |
| | | $V_{CC} = -15 \text{ V},$ | All inputs at 1.9 V | | | -34 | | | -34 | |
| | | No load, T _A = 25°C | All inputs at 0.8 V | | | -2.5 | | | -2.5 | |
| D _D | Total newer dissipation | V _{CC+} = 9 V, No load | V _{CC} = -9 V, | | | 333 | | | 333 | mW |
| P _D | Total power dissipation | V _{CC+} = 12 V, No load | $V_{CC} = -12 \text{ V},$ | | | 576 | | | 576 | IIIVV |



[†] All typical values are at T_A = 25°C. ‡ The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltage levels only, e.g., if -6 V is a maximum, the typical value is a more negative voltage.

[§] Not more than one output should be shorted at a time.


SLLS094C - SEPTEMBER 1983 - REVISED MAY 2004

switching characteristics, $V_{CC\pm}$ = ± 9 V, T_A = 25°C

| | PARAMETER | TEST CON | MIN | TYP | MAX | UNIT | |
|------|---|------------------------------------|---------------------------|-----|-----|------|----|
| tPLH | Propagation delay time, low- to high-level output | | | | 220 | 350 | ns |
| tPHL | Propagation delay time, high- to low-level output | $R_L = 3 k\Omega$, | C _L = 15 pF, | | 100 | 175 | ns |
| tTLH | Transition time, low- to high-level output [†] | See Figure 1 | | | 55 | 100 | ns |
| tTHL | Transition time, high- to low-level output [†] | | | | 45 | 75 | ns |
| tTLH | Transition time, low- to high-level output‡ | $R_L = 3 k\Omega$ to $7 k\Omega$, | C _L = 2500 pF, | | 2.5 | | μs |
| tTHL | Transition time, high- to low-level output‡ | See Figure 1 | | | 3.0 | | μs |

[†] Measured between 10% and 90% points of output waveform

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: t_W = 0.5 μ s, PRR \leq 1 MHz, Z_O = 50 Ω .

B. C_L includes probe and jig capacitance.

Figure 1. Test Circuit and Voltage Waveforms



[‡] Measured between 3 V and -3 V points on the output waveform (TIA/EIA-232-E conditions)

TYPICAL CHARACTERISTICS[†]





Figure 2







Figure 3



[†] Data for temperatures below 0°C and above 70°C are applicable to SN55188 circuit only.

THERMAL INFORMATION[†]

MAXIMUM SUPPLY VOLTAGE

FREE-AIR TEMPERATURE




Figure 6

† Data for temperatures below 0°C and above 70°C are applicable to the SN55188 circuit only.

APPLICATION INFORMATION





Figure 7. Logic Translator Applications



Diodes placed in series with the V_{CC+} and V_{CC-} leads protect the SN55188/SN75188 in the fault condition in which the device outputs are shorted to ± 15 V, and the power supplies are at low voltage and provide low-impedance paths to ground.

Figure 8. Power-Supply Protection to Meet **Power-Off Fault Conditions of ANSI TIA/EIA-232-E**





PACKAGE OPTION ADDENDUM

4-Mar-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | n MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------|------------------|---|
| 5962-86889012A | ACTIVE | LCCC | FK | 20 | 1 | None | POST-PLATE | Level-NC-NC-NC |
| 5962-8688901CA | ACTIVE | CDIP | J | 14 | 1 | None | A42 SNPB | Level-NC-NC-NC |
| 5962-8688901DA | ACTIVE | CFP | W | 14 | 1 | None | A42 SNPB | Level-NC-NC-NC |
| MC1488N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN55188J | ACTIVE | CDIP | J | 14 | 1 | None | A42 SNPB | Level-NC-NC-NC |
| SN75188D | ACTIVE | SOIC | D | 14 | 50 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |
| SN75188DR | ACTIVE | SOIC | D | 14 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |
| SN75188N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| SN75188NSR | ACTIVE | SO | NS | 14 | 2000 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR |
| SNJ55188FK | ACTIVE | LCCC | FK | 20 | 1 | None | POST-PLATE | Level-NC-NC-NC |
| SNJ55188J | ACTIVE | CDIP | J | 14 | 1 | None | A42 SNPB | Level-NC-NC-NC |
| SNJ55188W | ACTIVE | CFP | W | 14 | 1 | None | A42 SNPB | Level-NC-NC-NC |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- . All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265