




## HEX D FLIP-FLOP

SY100S351

### FEATURES

- Max. toggle frequency of 700MHz
- Clock to Q max. of 1200ps
- IEE min. of -98mA
- Industry standard 100K ECL levels
- Extended supply voltage option:  
VEE = -4.2V to -5.5V
- Voltage and temperature compensation for improved noise immunity
- Internal 75KΩ input pull-down resistors
- 50% faster than Fairchild 300K
- Better than 20% lower power than Fairchild
- Function and pinout compatible with Fairchild F100K
- Available in 24-pin CERPAC and 28-pin PLCC packages


### BLOCK DIAGRAM



### DESCRIPTION

The SY100S351 offers six D-type, edge-triggered, master/slave flip-flops with differential outputs, and is designed for use in high-performance ECL systems. The flip-flops are controlled by the signal from the logical OR operation on a pair of common clock signals (CPa, CPb). Data enters the master when both CPa and CPb are LOW and transfers to the slave when either CPa or CPb (or both) go to a logic HIGH. The Master Reset (MR) input overrides all other inputs and takes the Q outputs to a logic LOW. The inputs on this device have 75KΩ pull-down resistors.

### PIN CONFIGURATIONS



## PIN NAMES

| Pin                                 | Function                        |
|-------------------------------------|---------------------------------|
| D <sub>0</sub> — D <sub>5</sub>     | Data Inputs                     |
| CP <sub>a</sub> , CP <sub>b</sub>   | Common Clock Inputs             |
| MR                                  | Asynchronous Master Reset Input |
| Q <sub>0</sub> — Q <sub>5</sub>     | Data Outputs                    |
| $\overline{Q}_0$ — $\overline{Q}_5$ | Complementary Data Outputs      |
| VEES                                | VEE Substrate                   |
| VCCA                                | VCCO for ECL Outputs            |

## TRUTH TABLES

| Asynchronous Operation <sup>(1)</sup> |                 |                 |    |                      |
|---------------------------------------|-----------------|-----------------|----|----------------------|
| Inputs                                |                 |                 |    | Outputs              |
| D <sub>n</sub>                        | CP <sub>a</sub> | CP <sub>b</sub> | MR | Q <sub>n</sub> (t+1) |
| X                                     | X               | X               | H  | L                    |

**NOTE:**

- H = High Voltage Level  
L = Low Voltage Level  
X = Don't Care  
t = Time before CP Positive Transition  
t+1 = Time after CP Positive Transition  
u = LOW-to-HIGH Transition

| Synchronous Operation <sup>(1)</sup> |                 |                 |    |                      |
|--------------------------------------|-----------------|-----------------|----|----------------------|
| Inputs                               |                 |                 |    | Outputs              |
| D <sub>n</sub>                       | CP <sub>a</sub> | CP <sub>b</sub> | MR | Q <sub>n</sub> (t+1) |
| L                                    | u               | L               | L  | L                    |
| H                                    | u               | L               | L  | H                    |
| L                                    | L               | u               | L  | L                    |
| H                                    | L               | u               | L  | H                    |
| X                                    | H               | u               | L  | Q <sub>n</sub> (t)   |
| X                                    | u               | H               | L  | Q <sub>n</sub> (t)   |
| X                                    | L               | L               | L  | Q <sub>n</sub> (t)   |

## DC ELECTRICAL CHARACTERISTICS

VEE = −4.2V to −5.5V unless otherwise specified; VCC = VCCA = GND

| Symbol          | Parameter                                                                                        | Min. | Typ. | Max.              | Unit | Condition                                |
|-----------------|--------------------------------------------------------------------------------------------------|------|------|-------------------|------|------------------------------------------|
| I <sub>IH</sub> | Input HIGH Current<br>MR<br>D <sub>0</sub> – D <sub>5</sub><br>CP <sub>a</sub> , CP <sub>b</sub> | —    | —    | 270<br>200<br>300 | μA   | V <sub>IN</sub> = V <sub>IH</sub> (Max.) |
| I <sub>EE</sub> | Power Supply Current                                                                             | −98  | −71  | −49               | mA   | Inputs Open                              |

## AC ELECTRICAL CHARACTERISTICS

### CERPACK

$V_{EE} = -4.2V$  to  $-5.5V$  unless otherwise specified;  $V_{CC} = V_{CCA} = GND$


| Symbol                               | Parameter                                                          | $T_A = 0^{\circ}C$ |        | $T_A = +25^{\circ}C$ |        | $T_A = +85^{\circ}C$ |        | Unit | Condition |
|--------------------------------------|--------------------------------------------------------------------|--------------------|--------|----------------------|--------|----------------------|--------|------|-----------|
|                                      |                                                                    | Min.               | Max.   | Min.                 | Max.   | Min.                 | Max.   |      |           |
| f <sub>MAX</sub>                     | Toggle Frequency                                                   | 700                | —      | 700                  | —      | 700                  | —      | MHz  |           |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay<br>CP <sub>a</sub> , CP <sub>b</sub> to Output   | —                  | 1200   | —                    | 1200   | —                    | 1200   | ps   |           |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay<br>MR to Output                                  | —                  | 1200   | —                    | 1200   | —                    | 1200   | ps   |           |
| t <sub>TLH</sub><br>t <sub>THL</sub> | Transition Time<br>20% to 80%, 80% to 20%                          | 300                | 900    | 300                  | 900    | 300                  | 900    | ps   |           |
| t <sub>s</sub>                       | Set-up Time<br>D <sub>0</sub> –D <sub>5</sub><br>MR (Release Time) | 500<br>1000        | —<br>— | 500<br>1000          | —<br>— | 500<br>1000          | —<br>— | ps   |           |
| t <sub>H</sub>                       | Hold Time, D <sub>0</sub> –D <sub>5</sub>                          | 550                | —      | 550                  | —      | 550                  | —      | ps   |           |
| t <sub>PW</sub> (H)                  | Pulse Width HIGH<br>CP <sub>a</sub> , CP <sub>b</sub> , MR         | 1000               | —      | 1000                 | —      | 1000                 | —      | ps   |           |

### PLCC

$V_{EE} = -4.2V$  to  $-5.5V$  unless otherwise specified;  $V_{CC} = V_{CCA} = GND$


| Symbol                               | Parameter                                                          | $T_A = 0^{\circ}C$ |        | $T_A = +25^{\circ}C$ |        | $T_A = +85^{\circ}C$ |        | Unit | Condition |
|--------------------------------------|--------------------------------------------------------------------|--------------------|--------|----------------------|--------|----------------------|--------|------|-----------|
|                                      |                                                                    | Min.               | Max.   | Min.                 | Max.   | Min.                 | Max.   |      |           |
| f <sub>MAX</sub>                     | Toggle Frequency                                                   | 700                | —      | 700                  | —      | 700                  | —      | MHz  |           |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay<br>CP <sub>a</sub> , CP <sub>b</sub> to Output   | —                  | 1200   | —                    | 1200   | —                    | 1200   | ps   |           |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay<br>MR to Output                                  | —                  | 1200   | —                    | 1200   | —                    | 1200   | ps   |           |
| t <sub>TLH</sub><br>t <sub>THL</sub> | Transition Time<br>20% to 80%, 80% to 20%                          | 300                | 900    | 300                  | 900    | 300                  | 900    | ps   |           |
| t <sub>s</sub>                       | Set-up Time<br>D <sub>0</sub> –D <sub>5</sub><br>MR (Release Time) | 500<br>1000        | —<br>— | 500<br>1000          | —<br>— | 500<br>1000          | —<br>— | ps   |           |
| t <sub>H</sub>                       | Hold Time, D <sub>0</sub> –D <sub>5</sub>                          | 550                | —      | 550                  | —      | 550                  | —      | ps   |           |
| t <sub>PW</sub> (H)                  | Pulse Width HIGH<br>CP <sub>a</sub> , CP <sub>b</sub> , MR         | 1000               | —      | 1000                 | —      | 1000                 | —      | ps   |           |

TIMING DIAGRAMS




Propagation Delay (Clock) and Transition Times

**NOTE:**  
 $V_{\text{EE}} = -4.2\text{V}$  to  $-5.5\text{V}$  unless otherwise specified;  $V_{\text{CC}} = V_{\text{CCA}} = \text{GND}$



Propagation Delay (Resets)

TIMING DIAGRAMS




Data Set-up and Hold Time

- NOTES:**
- 1.  $V_{EE} = -4.2V$  to  $-5.5V$  unless otherwise specified;  $V_{CC} = V_{CCA} = GND$
  - 2.  $t_s$  is the minimum time before the transition of the clock that information must be present at the data input.
  - 3.  $t_h$  is the minimum time after the transition of the clock that information must remain unchanged at the data input.

PRODUCT ORDERING CODE

| Ordering Code | Package Type | Operating Range |
|---------------|--------------|-----------------|
| SY100S351FC   | F24-1        | Commercial      |
| SY100S351JC   | J28-1        | Commercial      |
| SY100S351JCTR | J28-1        | Commercial      |

## 24 LEAD CERPACK (F24-1)



### NOTES:


1. DIMENSIONS ARE IN INCHES[MM].

2. THIS DIMENSION INCLUDES GLASS PROTRUSION AND CAP TO BASE ALIGNMENT TOLERANCES.

3. DIMENSIONS SHOWN ARE MAX/MIN, WHERE NOTED.

Rev. 03

## 28 LEAD PLCC (J28-1)



## NOTES:

1. DIMENSIONS ARE IN INCHES[MM].
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSION DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, EITHER OF WHICH SHALL NOT EXCEED 0.008[0.203].
4. LEAD DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION.
5. MAXIMUM AND MINIMUM SPECIFICATIONS ARE INDICATED AS FOLLOWS: MAX/MIN
6. PACKAGE TOP DIMENSION MAY BE SLIGHTLY SMALLER THAN BOTTOM DIMENSION.

Rev. 03