




LOW-POWER HEX TTL-TO-PECL TRANSLATOR

SY100S391

FEATURES

- Operates from a single +5V supply
- Differential PECL outputs
- Function and pinout compatible with Fairchild F100K
- Available in 24-pin CERPACK and 28-pin PLCC packages

BLOCK DIAGRAM





DESCRIPTION

The SY100S391 is a hex TTL-to-PECL translator for converting TTL logic levels to 100K logic levels. The unique feature of this translator is the ability to do this translation using only one +5V supply. The differential outputs allow each circuit to be used as an inverting/non-inverting translator, or as a differential line driver. A common enable (E), when LOW, holds all inverting outputs HIGH and all non-inverting inputs LOW.

The SY100S391 is ideal for those mixed PECL/TTL applications which only have a +5V supply available. When used in the differential mode, the S391, due to its high common mode rejection, overcomes voltage gradients between the TTL and PECL ground systems.

PIN CONFIGURATIONS



PIN NAMES

Pin	Function
D0 — D5	Data Inputs (TTL)
Q0 — Q5	Data Outputs (PECL)
Q \bar 0 — Q \bar 5	Inverting Data Outputs (PECL)
E	Enable Input (TTL)
VCCA	Vcco for ECL Outputs



TRUTH TABLE

Inputs		Outputs	
D _n	E	Q _n	\bar{Q}_n
H	H	H	L
L	H	L	H
H	L	L	H
L	L	L	H

NOTE:


1. H = High Voltage Level, L = Low Voltage Level

GUARANTEED OPERATING CONDITIONS⁽¹⁾

Symbol	Rating	Value	Unit
T _A	Operating Temperature Commercial	0 to +85	°C
V _{CC}	Supply Voltage	+4.5 to +5.5	V

NOTE:

1. Do not exceed.

LOGIC SYMBOL**ABSOLUTE MAXIMUM RATINGS⁽¹⁾**

Symbol	Rating	Value	Unit
—	TTL Input Voltage ⁽²⁾	-0.5 to +7.0	V
—	TTL Input Current ⁽²⁾	-30 to +5.0	V
—	PECL Output Current (DC Output HIGH)	-50	V
—	V _{CC} Pin Potential to Ground Pin	-0.5 to +7.0	V
T _{store}	Storage Temperature	-65 to +150	°C
T _J	Max. Junction Temp. Ceramic Plastic	+175 +150	°C

NOTES:

- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.
- Either voltage limit or current limit is sufficient to protect inputs.

TTL-TO-PECL DC ELECTRICAL CHARACTERISTICS⁽¹⁾

V_{CC} = +5.0V ± 10%; GND = 0V

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition	
V _{OH}	Output HIGH Voltage	V _{CC} -1025	V _{CC} -955	V _{CC} -870	mV	V _{IN} = V _{IH} (Max.) or V _{IL} (Min.) Loading with 50Ω to V _{CC} -2V	
V _{OL}	Output LOW Voltage	V _{CC} -1890	V _{CC} -1705	V _{CC} -1620			
V _{OH} C	Output HIGH Voltage Corner Point High	V _{CC} -1035	—	—	mV	V _{IN} = V _{IH} (Min.) or V _{IL} (Max.) Loading with 50Ω to V _{CC} -2V	
V _{OL} C	Output LOW Voltage Corner Point Low	—	—	V _{CC} -1610	mV		
V _{IH}	Input HIGH Voltage	2.0	—	5.0	V	Over V _{TTL} , V _{EE} , T _A Range	
V _{IL}	Input LOW Voltage	0	—	0.8	V	Over V _{TTL} , V _{EE} , T _A Range	
I _{IH}	Input HIGH Current	—	—	10	μA	V _{IN} = +2.7V	
	Breakdown Current	—	—	100	μA	V _{IN} = +5.5V, V _{CC} = Max.	
I _{IL}	Input LOW Current	D _n E	—	—	-0.8	mA	V _{IN} = +0.5V
			—	—	-4.2		
V _{CD}	Input Clamp Diode Voltage	—	—	-1.2	V	I _{IN} = -18mA	
I _{CC}	V _{CC} Supply Current	25	—	69	mA	Inputs Open	

NOTE:

1. The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.


AC ELECTRICAL CHARACTERISTICS

CERPACK AND PLCC

VCC = +5.0V ± 10%


Symbol	Parameter	TA = 0°C		TA = +25°C		TA = +85°C		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
tPLH tPHL	Propagation Delay Data and Enable to Output	400	1400	400	1400	400	1400	ps	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	350	1700	350	1700	350	1700	ps	

TIMING DIAGRAM



Propagation Delay and Transition Times


TEST CIRCUIT



PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY100S391FC	F24-1	Commercial
SY100S391JC	J28-1	Commercial
SY100S391JCTR	J28-1	Commercial


24 LEAD CERPACK (F24-1)



NOTES:

1. DIMENSIONS ARE IN INCHES[MM].
2. THIS DIMENSION INCLUDES GLASS PROTRUSION AND CAP TO BASE ALIGNMENT TOLERANCES.
3. DIMENSIONS SHOWN ARE MAX/MIN, WHERE NOTED.

28 LEAD PLCC (J28-1)



Rev. 03