



## 8-BIT SHIFT REGISTER

SY10E141  
SY100E141

### FEATURES


- 700MHz min. shift frequency
- Extended 100E VEE range of -4.2V to -5.5V
- 8 bits wide
- Bi-directional
- Four selectable modes for full functionality
- Asynchronous Master Reset
- Fully compatible with industry standard 10KH, 100K ECL levels
- Internal 75KΩ input pulldown resistors
- Fully compatible with Motorola MC10E/100E141
- Pin-compatible with E241
- Available in 28-pin PLCC package

### DESCRIPTION

The SY10/100E141 are 8-bit, full-function shift registers designed for use in new, high-performance ECL systems. The E141 performs serial/parallel in and serial/parallel out, shifting in either direction. The eight inputs D<sub>0</sub>-D<sub>7</sub> accept parallel input data, while DL/DR accept serial input data for left/right shifting.

The two select pins, SEL<sub>0</sub> and SEL<sub>1</sub> permit four modes of operation: Load, Hold, Shift Left and Shift Right, as shown in the Truth Table. Input data is clocked into the register on the rising clock edge after meeting the minimum set-up time. A logic HIGH on the Master Reset (MR) pin asynchronously resets all the registers to zero.

### BLOCK DIAGRAM





**AC ELECTRICAL CHARACTERISTICS**V<sub>EE</sub> = V<sub>EE</sub> (Min.) to V<sub>EE</sub> (Max.); V<sub>CC</sub> = V<sub>CCO</sub> = GND

Symbol	Parameter	T <sub>A</sub> = 0°C			T <sub>A</sub> = +25°C			T <sub>A</sub> = +85°C			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
fSHIFT	Max. Shift Frequency	700	900	—	700	900	—	700	900	—	MHz	—
tPLH tPHL	Propagation Delay to Output CLK MR	625 600	750 725	975 975	625 600	750 725	975 975	625 600	750 725	975 975	ps	—
ts	Set-up Time D SEL <sub>0</sub> SEL <sub>1</sub>	175 350 300	25 200 150	— — —	175 350 300	25 200 150	— — —	175 350 300	25 200 150	— — —	ps	—
th	Hold Time D SEL <sub>0</sub> SEL <sub>1</sub>	200 100 100	-25 -200 -150	— — —	200 100 100	-25 -200 -150	— — —	200 100 100	-25 -200 -150	— — —	ps	—
tRR	Reset Recovery Time	900	700	—	900	700	—	900	700	—	ps	—
tPW	Minimum Pulse Width CLK, MR	400	—	—	400	—	—	400	—	—	ps	—
t <sub>skew</sub>	Within-Device Skew	—	60	—	—	60	—	—	60	—	ps	1
t <sub>r</sub> t <sub>f</sub>	Rise/Fall Time 20% to 80%	300	525	800	300	525	800	300	525	800	ps	—


**NOTE:**

1. Within-device skew is defined as identical transitions on similar paths through a device.

**PRODUCT ORDERING CODE**

Ordering Code	Package Type	Operating Range
SY10E141JC	J28-1	Commercial
SY10E141JCTR	J28-1	Commercial
SY100E141JC	J28-1	Commercial
SY100E141JCTR	J28-1	Commercial

**28 LEAD PLCC (J28-1)**



Rev. 03