FEATURES
1000 MHz Toggle Rate
Driver／Comparator／Active Load and Dynamic Clamp Included
Inhibit Mode Function
100－Lead LQFP Package with Built－In Heat Sink
Driver
$48 \Omega$ Output Resistance
800 ps Tr／Tf for a 3 V Step
Comparator
1.1 ns Propagation Delay at 3 V

Load
$\pm 40 \mathrm{~mA}$ Voltage Programmable Current Range 50 ns Settling Time to 15 mV

## APPLICATIONS

Automatic Test Equipment<br>Semiconductor Test Systems<br>Board Test Systems<br>Instrumentation and Characterization Equipment

## PRODUCT DESCRIPTION

The AD53522 is a complete，high speed，single－chip solution that performs the pin electronics functions of driver，comparator， and active load（DCL）for ATE applications．In addition，the driver contains a dynamic clamp function and the active load contains an integrated Schottky diode bridge．
The driver is a proprietary design that features three active states： Data High mode，Data Low mode，and Term mode，as well as an Inhibit State．In conjunction with the integrated dynamic clamp，this facilitates the implementation of a high speed active termination．The output voltage range is -0.5 V to +6.5 V to accommodate a wide variety of test devices．
The dual comparator，with an input range equal to the driver output range，features PECL compatible outputs．Signal tracking capability is in the range of $3 \mathrm{~V} / \mathrm{ns}$ ．

The active load can be set for up to 40 mA load current． $\mathrm{I}_{\mathrm{OH}}, \mathrm{I}_{\mathrm{OL}}$ ， and the buffered VCOM are independently adjustable．On－board Schottky diodes provide high speed switching and low capacitance．
Also included is an on－board temperature sensor that gives an indication of the silicon surface temperature of the DCL．This information can be used to measure $\theta_{\mathrm{JC}}$ and $\theta_{\mathrm{JA}}$ or flag an alarm if proper cooling is lost．Output from the sensor is a current sink

FUNCTIONAL BLOCK DIAGRAM（One－Half）

that is proportional to absolute temperature．The gain is trimmed to a nominal value of $1.0 \mu \mathrm{~A} / \mathrm{K}$ ．As an example，the output current can be sensed by using a $10 \mathrm{k} \Omega$ resistor connected from 10 V to the THERM（I $\mathrm{I}_{\text {OUT }}$ ）pin．A voltage drop across the resistor will be developed that equals $10 \mathrm{k} \Omega \times 1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}=10 \mathrm{mV} /{ }^{\circ} \mathrm{K}=2.98 \mathrm{~V}$ at room temperature．

接 $=$ PDF
Information furnished by Analog Devices is believed to be accurate and feliabte．However，no responsibility is assumed by Analog Devices for its use，nor for any infringements of patents or other rights of third parties that Cmay $\bar{r}$ esult from its use．No license is granted by implication or otherwise under any patent or patent rights of Analog Devices．Trademarks and

## AD53522-SPECIFICATIONS

DRIVER $^{1}\left(\mathrm{~T}_{\mathrm{J}}=85^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C},+\mathrm{V}_{S}=+10.5 \mathrm{~V} \pm 1 \%,-\mathrm{V}_{S}=-4.5 \mathrm{~V} \pm 1 \%, \mathrm{VCCO}=3.3 \mathrm{~V}\right.$, unless otherwise noted. $)$



## AD53522

SPECIFICATIONS (cortinuel)
DRIVER ${ }^{1}$
(continued)


COMPARATOR ${ }^{1}$


| Spec <br> No. | Parameter | Conditions | Min | Typ ${ }^{2}$ | Max | Unit | $\begin{aligned} & \text { Spec }^{3} \\ & \text { Perf } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 303 | VIOL Current Program Range, $\mathrm{IOL}=0 \mathrm{~mA} \text { to } 40 \mathrm{~mA}$ | VDUT $=-0.5 \mathrm{~V},+5.2 \mathrm{~V}$ | 0 |  | 4.0 | V | P |
| 304 | VIOH, VIOL Input Bias Current | $\begin{aligned} & \text { VIOL }=0 \mathrm{~V}, 4 \mathrm{~V} \text { and } \\ & \mathrm{VIOH}=0 \mathrm{~V}, 4 \mathrm{~V} \end{aligned}$ | -300 |  | +300 | $\mu \mathrm{A}$ | P |
| 305 | IOXRTN Range <br> VDUT $=-0.5 \mathrm{~V},+6.5 \mathrm{~V}$ | $\mathrm{IOL}=+40 \mathrm{~mA}, \mathrm{IOH}=-40 \mathrm{~mA}$, |  | $-0.5,+6.5$ |  | V | N |
| 310 | VDUT Range | $\begin{aligned} & \mathrm{IOL}=+40 \mathrm{~mA}, \mathrm{IOH}=-40 \mathrm{~mA} \\ & \mid \text { VDUT }-\mathrm{VCOM} \mid>1.3 \mathrm{~V} \end{aligned}$ | -0.5 |  | +6.5 | V | P |
| 311 | VDUT Range, <br> $\mathrm{IOH}=0 \mathrm{~mA}$ to -40 mA | VDUT - VCOM > 1.3 V | +0.8 |  | +6.5 | V | P |
| 312 | VDUT Range, $\mathrm{IOL}=0 \mathrm{~mA} \text { to }+40 \mathrm{~mA}$ | VCOM - VDUT > 1.3 V | -0.5 |  | +5.2 | V | P |
| 320 | OUTPUT CHARACTERISTICS Accuracy Gain Error, Load Current, Normal Range Calculated at 1 mA and 40 mA points ${ }^{2}$ | IOL, $\mathrm{IOH}=25 \mu \mathrm{~A}-40 \mathrm{~mA}$, <br> $\mathrm{VCOM}=0 \mathrm{~V}$, VDUT $= \pm 2 \mathrm{~V}$, and <br> IOL $=25 \mu \mathrm{~A}$ to $40 \mathrm{~mA}, \mathrm{VCOM}=+6.5 \mathrm{~V}$, <br> VDUT $=+5.2 \mathrm{~V}$ and $\mathrm{IOH}=25 \mu \mathrm{~A}$ to <br> $40 \mathrm{~mA}, \mathrm{VCOM}=-0.5 \mathrm{~V}, \mathrm{VDUT}=+0.8 \mathrm{~V}$ | -0.35 |  | +0.35 | $\% \mathrm{I}_{\mathrm{SET}}$ | P |
| 321 | Load Offset | Calculated from Intercept of 1 mA and 40 mA Points | -300 |  | +300 | $\mu \mathrm{A}$ | P |
| $322$ | Load Nonlinearity Output Current Tempco | IOL, IOH from $25 \mu \mathrm{~A}$ to 40 mA Measured at $\mathrm{IOH}, \mathrm{IOL}=200 \mu \mathrm{~A}$ | -80 | $< \pm 3$ | +80 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ | $\stackrel{P}{N}$ |
| 324 | IOH Extended Range | Driver Inhibited, $\mathrm{IOH}=1 \mathrm{~mA}$, Change in IOH from VTT $=0 \mathrm{~V}$ to $\mathrm{VTT}=-1.0 \mathrm{~V}$ | 2 |  |  | \% | P |
| 330 | VCOM BUFFER <br> VCOM Buffer Offset Error | IOL, $\mathrm{IOH}=40 \mathrm{~mA}, \mathrm{VCOM}=0 \mathrm{~V}$ | -50 |  | +50 | mV | P |
| 331 | VCOM Buffer Bias Current | $\mathrm{VCOM}=0 \mathrm{~V}$ | -20 |  | +20 | $\mu \mathrm{A}$ | P |
| 332 | VCOM Buffer Gain Error | $\begin{aligned} & \text { IOL, } \mathrm{IOH}=40 \mathrm{~mA}, \\ & \text { VCOM }=-0.5 \mathrm{~V} \text { to }+6.5 \mathrm{~V} \end{aligned}$ | -4 |  | +4 | \% | P |
| 333 | VCOM Buffer Linearity Error | $\begin{aligned} & \text { IOL, } \mathrm{IOH}=40 \mathrm{~mA}, \\ & \text { VCOMI }=-0.5 \mathrm{~V} \text { to }+6.5 \mathrm{~V} \end{aligned}$ | -10 |  | +10 | mV | P |
| 340 | DYNAMIC PERFORMANCE <br> Propagation Delay <br> $\pm \mathrm{I}_{\text {MAX }}$ to INHIBIT | $\begin{aligned} & \mathrm{VTT}=+2 \mathrm{~V}, \mathrm{VCOM}=+4 \mathrm{~V} / 0 \mathrm{~V}, \\ & \mathrm{IOL}=+20 \mathrm{~mA}, \mathrm{IOH}=-20 \mathrm{~mA} \end{aligned}$ |  | 1.3 | 2.0 | ns | P |
| 341 | INHIBIT to $\pm \mathrm{I}_{\text {MAX }}$ | $\begin{aligned} & \mathrm{VTT}=+2 \mathrm{~V}, \mathrm{VCOM}=+4 \mathrm{~V} / 0 \mathrm{~V}, \\ & \mathrm{IOL}=+20 \mathrm{~mA}, \mathrm{IOH}=-20 \mathrm{~mA} \end{aligned}$ | 1.2 | 1.8 | 2.4 | ns | P |
| 342 | Propagation Delay Matching | $\begin{aligned} & \text { Matching = (Test } 340 \text { Value) }- \\ & \text { (Test } 341 \text { Value) } \end{aligned}$ | -1.0 |  | +1.0 | ns | P |
| 350 | I/O Spike | $\begin{aligned} & \mathrm{VCOM}=0 \mathrm{~V}, \mathrm{IOL}=+20 \mathrm{~mA} \\ & \mathrm{IOH}=-20 \mathrm{~mA} \end{aligned}$ |  | 250 |  | mV | N |
| 360 | Settling Time to 15 mV | $\begin{aligned} & \mathrm{IOL}=+20 \mathrm{~mA}, \mathrm{IOH}=-20 \mathrm{~mA} \\ & 50 \Omega \text { Load, to } \pm 15 \mathrm{mV} \end{aligned}$ |  | 50 |  | ns | N |
| 361 | Settling Time to 4 mV | $\begin{aligned} & \mathrm{IOL}=+20 \mathrm{~mA}, \mathrm{IOH}=-20 \mathrm{~mA} \\ & 50 \Omega \text { Load, to } \pm 4 \mathrm{mV} \end{aligned}$ |  | 10 |  | $\mu \mathrm{s}$ | N |

## DYNAMIC CLAMP ${ }^{1}$

| Spec <br> No. | Parameter | Conditions | Min | Typ ${ }^{2}$ | Max | Unit | $\begin{aligned} & \text { Spec }^{3} \\ & \text { Perf } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 400 | Input Voltage VCH |  | 2 |  | 7.5 | V | P |
| 401 | Input Voltage VCL |  | -1.5 |  | +4 | V | P |
| 402 | Input Bias Current VCH/VCL | Overrange Spec 401, 402 | -250 |  | +250 | $\mu \mathrm{A}$ | P |
| 410 | VCH, VCL Offset Error | $\mathrm{I}_{\mathrm{TEST}}=1 \mathrm{~mA}$ | -250 |  | +250 | mV | P |
| 411 | VCH, VCL Gain Error | $\mathrm{I}_{\text {TEST }}=1 \mathrm{~mA}$ | 0.96 |  | 1.01 | V/V | P |
| 420 | Static Current Capability |  | 50 |  | 75 | mA | N |
| 430 | Incremental Resistance | 11 mA to 21 mA | 45 | 48 | 52 | $\Omega$ | P |
| 440 | VCHP, VCLP Protection Diodes Vf @ $500 \mu \mathrm{~A}$ |  | 0.52 |  | 0.64 | V | P |
| 441 | Protection Diodes Max Current | For Information Only |  |  | 2 | mA | N |

## TOTAL FUNCTION

| Spec <br> No. | Parameter | Conditions | Min | Typ ${ }^{2}$ | Max | Unit | $\begin{aligned} & \text { Spec }^{3} \\ & \text { Perf } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 500 | PWRD Input Voltage |  | 0 |  | 5 | V | P |
| 501 | PWRD Bias Current | PWRD Trip Point $1.4 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | -250 |  | +250 | $\mu \mathrm{A}$ | P |
| 503 | Power-Down Supply Reduction | $\mathrm{VIOH}=0 \mathrm{~V}, \mathrm{VIOL}=0 \mathrm{~V}$ | 35 |  | 60 | \% | P |
| 504 | Power-Down Output Leakage Current | $\begin{aligned} & \mathrm{VIOH}=0 \mathrm{~V}, \mathrm{VIOL}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=-0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \end{aligned}$ | -20 |  | +20 | nA | P |
| 505 | Power-Down Output Leakage Current | $\begin{aligned} & \mathrm{VIOH}=0 \mathrm{~V}, \mathrm{VIOL}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=5.5 \mathrm{~V} \text { to } 6.5 \mathrm{~V} \end{aligned}$ | -500 |  | +500 | nA | P |
| 600 | Output Leakage Current | $\mathrm{V}_{\text {OuT }}=-0.5 \mathrm{~V}$ to +6.5 V | -1 |  | +1 | $\mu \mathrm{A}$ | P |
| 601 | Output Leakage Current | $\mathrm{V}_{\text {Out }}=0 \mathrm{~V}$ to 5 V | -500 |  | +500 | nA | P |
| 602 | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=-1 \mathrm{~V}$ | -5 |  | +5 | $\mu \mathrm{A}$ | P |
| 605 | Output Capacitance | Driver and Load Inhibited |  | 9.2 |  | pF | N |
| 606 | Output Capacitance Term | Driver VTERM $=0 \mathrm{~V}$, Load Inhibited |  | 2.5 |  | pF | N |

## POWER SUPPLIES

| Spec <br> No. | Parameter | Conditions | Min | Typ ${ }^{2}$ | Max | Unit | $\text { Spec }^{3}$ Perf |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 610 | Total Supply Range |  |  | 15 |  | V | N |
| 620 | Positive Supply, VCC |  |  | +10.5 |  | V | N |
| 630 | Negative Supply, VEE |  |  | -4.5 |  | V | N |
| 640 | Positive Supply Current, VCC | $\begin{aligned} & \text { Driver = Inhibit, } \mathrm{I}_{\text {LOAD }} \text { Program }=40 \mathrm{~mA} \text {, } \\ & \text { Load = Active } \end{aligned}$ |  | 465 | 570 | mA | P |
| 650 | Negative Supply Current, VEE | $\begin{aligned} & \text { Driver }=\text { Inhibit, } \mathrm{I}_{\text {LOAD }} \text { Program }=40 \mathrm{~mA} \text {, } \\ & \text { Load }=\text { Active } \end{aligned}$ |  | 475 | 600 | mA | P |
| 651 | Comparator Supply Current Overhead, VCCO | $\begin{aligned} & \text { Driver = Inhibit, } \mathrm{I}_{\text {LOAD }} \text { Program }=40 \mathrm{~mA} \text {, } \\ & \text { Load = Active }\left(\mathrm{I}_{\mathrm{VCCO}}-\right.\text { (comparator } \\ & \text { logic output currents) }) \end{aligned}$ |  |  | 45 | mA | P |
| 660 | Total Power Dissipation | $\begin{aligned} & \text { Driver = Inhibit, } \mathrm{I}_{\text {LOAD }} \text { Program }=40 \mathrm{~mA}, \\ & \text { Load = Active } \end{aligned}$ |  | 7.2 | 7.9 | W | P |
| 661 | Total Power Dissipation | Driver $=$ Inhibit, $\mathrm{I}_{\text {LOAD }}$ Program $=40 \mathrm{~mA}, 0 \mathrm{~mA}$ |  | 5.2 | 5.9 |  | P |
| 700 | Temperature Sensor Gain Factor | $\mathrm{R}_{\text {LOAD }}=10 \mathrm{k} \Omega, \mathrm{V}_{\text {SOURCE }}=10.5 \mathrm{~V}$ |  | 1 |  | $\mu \mathrm{A} /{ }^{\circ} \mathrm{K}$ | N |

[^0]


INHL to INHLB . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 6$ V
VH, VL, VTERM to GND ( $\mathrm{R}_{\text {SERIES }}<500 \Omega$ ) . +7.5 V, -1.1 V
VH to VL . . . . . . . . . . . . . . . . . . . . . . . . . . . . +8 V, -3.5 V
(VH - VTERM) and (VTERM - VL) . . . . . . . . . . . . $\pm 8$ V
Reflection Clamp High/Low . . . . . . . . . . . . . . . +8.5 V, -2 V
Protection Clamp Breakdown Voltage . . . . . . . . . . . . . . 12 V
Protection Clamp Current . . . . . . . . . . . . . . . . . . . . . $\pm 5 \mathrm{~mA}$
V
ENVIRONMENTAL
Operating Temperature (Junction) . . . . . . . . . . . . . . . $175^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec$)^{3} \ldots . . . . . . . .260^{\circ} \mathrm{C}$
NOTES
${ }^{1}$ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the evice at these or any other conditions above those indicated in the operational sections of this specification is not implied. Absolute maximum limits apply for extended periods may affect device reliability.
${ }^{2}$ Output short circuit protection is guaranteed as long as proper heat sinking is employed to ensure compliance with the operating temperature limits. hands should be avoided and the device should be stored in environments at $24^{\circ} \mathrm{C}$ $\pm 5^{\circ} \mathrm{C}\left(75^{\circ} \mathrm{F} \pm 10^{\circ} \mathrm{F}\right)$ with relative humidity not to exceed $65 \%$.

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD53522JSQ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 100-Lead LQFP-EDQUAD <br> with Integral Heat Slug | SQ-100 |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD53522 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


Table I. Driver Truth Table

| DATA | DATAB | IOD | IODB | RLD | RLDB | Output <br> State |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 0 | X | X | VL |
| 1 | 0 | 1 | 0 | X | X | VH |
| X | X | 0 | 1 | 0 | 1 | INH and |
| X | X | 0 | 1 | 1 | 0 | CLAMP |

Table II. Comparator Truth Table

| $\mathbf{V}_{\text {OUT }}$ | Output States |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | QH | QHB | QL | QLB |  |
| > HCOMP | > LCOMP | 1 | 0 | 1 | 0 |
| > HCOMP | < LCOMP | 1 | 0 | 0 | 1 |
| < HCOMP | > LCOMP | 0 | 1 | 1 | 0 |
| < HCOMP | < LCOMP | 0 | 1 | 0 | 1 |

Table III. Active Load Truth Table

|  |  |  | Output States (Including Diode Bridge) |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| VDUT | INHL | INHLB | IOH | IOL | I(VouT) |
| $<\mathrm{VCOM}$ | 0 | 1 | V(IOHC) $\times+10 \mathrm{~mA}$ | V(IOLC) $\times-10 \mathrm{~mA}$ | IOL |
| $>$ VCOM | 0 | 1 | V(IOHC $) \times+10 \mathrm{~mA}$ | V(IOLC $) \times-10 \mathrm{~mA}$ | IOH |
| X | 1 | 0 | 0 | 0 | 0 |

PIN CONFIGURATION


NOTE
DIE IS MOUNTED TO THE BACK OF THE HEAT SLUG.
THE PACKAGE IS MOUNTED TO THE BOARD, HEAT SLUG UP.

## PIN FUNCTION DESCRIPTIONS

| Pin Number | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | PROT_HI1 | Channel 1, Output Voltage Sensing Diode. |
| 2 | IOXRTN1 | Current Return Path for the Active Load for Channel 1. Typically connected to a power ground. |
| 3 | VCH1 | Analog Input Voltage that Sets the Reflection Clamp High Level of Channel 1. |
| 4 | VCL1 | Analog Input Voltage that Sets the Reflection Clamp Low Level of Channel 1. |
| 5 | VHDCPL1 | Internal Supply Decoupling for the Driver Output Stage of Channel 1. This pin needs to be connected to $\mathrm{V}_{\mathrm{CC}}$ through a 39 nF (minimum) capacitor. |
| 6 | OUT1 | Input/Output For The Driver, Window Comparator, Reflection Clamp, and Active Load of Channel 1. |
| 7 | VLDCPL1 | Internal Supply Decoupling for the Driver Output Stage of Channel 1. This pin needs to be connected to $\mathrm{V}_{\mathrm{EE}}$ through a 39 nF (minimum) capacitor. |
| $\begin{aligned} & 8,9,11,12,14, \\ & 15,17,18,27, \\ & 28,38,44,45 \\ & 81,82,88,98,99 \end{aligned}$ | PWRGND | Power Ground. |
| 10 | DR_GND | Analog Ground. |


| Pin Number | Mnemonic | Description |
| :---: | :---: | :---: |
| 13 | GND_ROT | Analog Ground. |
| 16 | DR_GND2 | Analog Ground. |
| 19 | VLDCPL2 | Internal Supply Decoupling for the Driver Output Stage of Channel 2. This pin needs to be connected to $\mathrm{V}_{\mathrm{EE}}$ through a 39 nF (minimum) capacitor. |
| 20 | OUT2 | Input/Output for the Driver, Window Comparator, Reflection Clamp, and Active Load of Channel 2 |
| 21 | VHDCPL2 | Internal Supply Decoupling for the Driver Output Stage of Channel 2. This pin needs to be connected to $\mathrm{V}_{\mathrm{CC}}$ through a 39 nF (minimum) capacitor. |
| 22 | VCL2 | Analog Input Voltage that Sets the Reflection Clamp Low Level of Channel 2 |
| 23 | VCH2 | Analog Input Voltage that Sets the Reflection Clamp High Level of Channel 2 |
| 24 | IOXRTN2 | Current Return Path for the Active Load for Channel 2. Typically connected to a power ground. |
| 25 | PROT_HI2 | Channel 2, Output Voltage Sensing Diode. |
| 26 | PROT_LO2 | Channel 2, Output Voltage Sensing Diode. |
| 29 | VCOM_S2 | Analog Output Voltage that Represents a Buffered VCOM1 Input |
| 30 | THERMSTART | Temperature Sensor Startup Pin. Normally not connected. |
| 31 | IOLC2 | Analog Input Voltage that Programs the Channel 2 Active Load Source Current. |
| 32 | IOHC2 | Analog Input Voltage that Programs the Channel 2 Active Load Sink Current. |
| 33 | HQGND | Clean Analog Ground for the Active Load for Channel 2. |
| 34 | INHL2 | One of Two Complementary Inputs that Control the Inhibit Mode for the Active Load Bridge of Channel 2. |
| 35 | INHLB2 | One of Two Complementary Inputs that Control the Inhibit Mode for the Active Load Bridge of Channel 2. |
| $\begin{aligned} & 36,54,55, \\ & 71,72,90 \end{aligned}$ | $\mathrm{V}_{\mathrm{EE}}$ | Negative Supply Terminal. |
| $\begin{aligned} & 37,52,53, \\ & 73,74,89 \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}$ | Positive Supply Terminal. |
| 39 | RLD2 | One of Two Complementary Inputs that Control, in Conjunction with IOD2 and IODB2, the Operating Mode of the Channel 2 Driver. Refer to Table I for specific conditions. |
| 40 | IOD2 | One of Two Complementary Inputs that Control, in Conjunction with RLD2 and RLDB2, the Operating Mode of the Channel 2 Driver. Refer to Table I for specific conditions. |
| 41 | IODB2 | One of Two Complementary Inputs that Control, in Conjunction with RLD2 and RLDB2, the Operating Mode of the Channel 2 Driver. Refer to Table I for specific conditions. |
| 42 | DATA2 | One of Two Complementary Inputs that Determine the High and Low State of the Channel 2 Driver. Driver output is high for DATA2 > DATAB2. Refer to Table I for specific conditions. |
| 43 | DATAB2 | One of Two Complementary Inputs that Determine the High and Low State of the Channel 2 Driver. Driver output is high for DATA2 > DATAB2. Refer to Table I for specific conditions. |
| 46 | VCOM2 | Analog Input Voltage that Establishes the Commutation Voltage for the Active Load Diode Bridge for Channel 2. |
| 47 | VH2 | Analog Input Voltage that Sets the Logic 1 Level of the Driver Output Limit for Channel 2. Determines the driver output for DATA2 > DATAB2. |
| 48 | VTERM2 | Analog Input Voltage that Set the Termination Voltage Level of the Channel 2 Driver when in VTERM Mode. |
| 49 | VL2 | Analog Input Voltage that Set the Logic 0 Level of the Driver Output Limit for Channel 2. Determines the driver output for DATAB2 > DATA2. |
| 50 | HCOMP2 | Analog Input Voltage that Sets the Logic 1 Compare Reference for the Window Comparator of Channel 2. |
| 51 | LCOMP2 | Analog Input Voltage that Sets the Logic 0 Compare Reference for the Window Comparator of Channel 2. |
| 56 | QH2 | One of Two Complementary Outputs for the Logic 1 Window Comparator of Channel 1. |
| 57 | QHB2 | One of Two Complementary Outputs for the Logic 1 Window Comparator of Channel 1. |
| 58 | VCCO2 | Input Supply Voltage for QH2, QHB2, QL2, and QLB2 Signals and Reference Voltage for DATA2, DATAB2, IOD2, IODB2, RLD2, and RLDB2. |
| 59 | QLB2 | One of Two Complementary Outputs for the Logic 0 Window Comparator of Channel 2. |


| Pin Number | Mnemonic | Description |
| :---: | :---: | :---: |
| 60 | QL2 | One of Two Complementary Outputs for the Logic 0 Window Comparator of Channel 2. |
| 61 | RLDB2 | One of Two Complementary Inputs that Control, in Conjunction with IOD2 and IODB2, the Operating Mode of the Channel 2 Driver. Refer to Table I for specific conditions. |
| 62 | PWRD2 | Power-Down Control for Channel 2. |
| 63 | GND_ROT | Analog Ground. |
| 64 | PWRD1 | Power-Down Control for Channel 1. |
| 65 | RLDB1 | One of Two Complementary Inputs that Control, in Conjunction with IOD1 and IODB1, the Operating Mode of the Channel 1 Driver. |
| 66 | QL1 | One of Two Complementary Outputs for the Logic 0 Window Comparator of Channel 1. |
| 67 | QLB1 | One of Two Complementary Outputs for the Logic 0 Window Comparator of Channel 1. |
| 68 | VCCO1 | Input Supply Voltage for QH1, QHB1, QL1, and QLB1 Signals and Reference Voltage for DATA1, DATAB1, IOD1, IODB1, RLD1, and RLDB1. |
| 69 | QHB1 | One of Two Complementary Outputs for the Logic 1 Window Comparator of Channel 1. |
| 70 | QH1 | One of Two Complementary Outputs for the Logic 1 Window Comparator of Channel 1. |
| 75 | LCOMP1 | Analog Input Voltage that Sets the Logic 0 Compare Reference for the Window Comparator of Channel 1. |
| 76 | HCOMP1 | Analog Input Voltage that Sets the Logic 1 Compare Reference for the Window Comparator of Channel 1 |
| 77 | VL1 | Analog Input Voltage that Sets the Logic 0 Level of the Driver Output Limit for Channel 1. Determines the driver output for DATAB1 > DATA1. |
| 78 | VTERM1 | Analog Input Voltage that Sets the Termination Voltage Level of the Channel 1 Driver when in VTERM Mode. |
| 79 | VH1 | Analog Input Voltage that Sets the Logic 1 Level of the Driver Output Limit for Channel 1. Determines the driver output for DATA1 > DATAB1. |
| 80 | VCOM1 | Analog Input Voltage that Establishes the Commutation Voltage for the Active Load Diode Bridge for Channel 1. |
| 83 | DATAB1 | One of Two Complementary Inputs that Determine the High and Low State of the Channel 1 Driver. Driver output is high for DATA1 > DATAB1. Refer to the Driver Truth Table for specific conditions. |
| 84 | DATA1 | One of Two Complementary Inputs that Determine the High and Low State of the Channel 1 Driver. Driver output is high for DATA1 > DATAB1. Refer to the Driver Truth Table for specific conditions. |
| 85 | IODB1 | One of Two Complementary Inputs that Control, in Conjunction with RLD1 and RLDB1, the Operating Mode of the Channel 1 Driver. Refer to Table I for specific conditions. |
| 86 | IOD1 | One of Two Complementary Inputs that Control, in Conjunction with RLD1 and RLDB1, the Operating Mode of the Channel 1 Driver. Refer to Table I for specific conditions. |
| 87 | RLD1 | One of Two Complementary Inputs that Control, in Conjunction with IOD1 and IODB1, the Operating Mode of the Channel 1 Driver. Refer to Table I for specific conditions. |
| 91 | INHLB1 | One of Two Complementary Inputs that Control the Inhibit Mode for the Active Load Bridge of Channel 1. |
| 92 | INHL1 | One of Two Complementary Inputs that Control the Inhibit Mode for the Active Load Bridge of Channel 1. |
| 93 | HQGND | Clean Analog Ground for the Active Load for Channel 1. |
| 94 | IOHC1 | Analog Input Voltage that Programs the Channel 1 Active Load Sink Current. |
| 95 | IOLC1 | Analog Input Voltage that Programs the Channel 1 Active Load Source Current. |
| 96 | THERM | Temperature Sensor Output Pin. A resistor ( $10 \mathrm{k} \Omega$ ) should be connected between THERM and $\mathrm{V}_{\mathrm{CC}}$. The approximate die temperature can be determined by measuring the current through the resistor. The typical scale factor is $1 \mu \mathrm{~A} /{ }^{\circ} \mathrm{K}$. |
| 97 | VCOM_S1 | Analog Output Voltage that Represents a Buffered VCOM1 Input. |
| 100 | PROT_LO1 | Channel 1 Output Voltage Sensing Diode. |

## OUTLINE DIMENSIONS

## 100-Lead Low Profile Quad Flat Package, Integrated Heat Sink [LQFP-ED] (SQ-100) <br> Dimensions shown in millimeters



## Revision History

Location ..... Page
10/03-Data Sheet changed from REV. 0 to REV. A.
Changes to FUNCTIONAL BLOCK DIAGRAM ..... 1
Changes to GENERAL DESCRIPTION ..... 1
Changes to SPECIFICATIONS ..... 2
Changes to PIN FUNCTION DESCRIPTIONS .....  9
Updated OUTLINE DIMENSIONS ..... 12


[^0]:    NOTES
    ${ }^{1}$ All temperature coefficients are measured at $\mathrm{T}_{\mathrm{J}}=75^{\circ} \mathrm{C}$ to $95^{\circ} \mathrm{C}$. In test figures, voltmeter loading is $1 \mathrm{M} \Omega$ or greater, scope probe loading is $100 \mathrm{k} \Omega$ in parallel with 0.6 pF .
    ${ }^{2}$ Typical values are not tested or guaranteed. Nominal values are generated from design or simulation analyses and/or limited bench evaluations and are not tested or guaranteed.
    ${ }^{3}$ Spec Perf: $\mathrm{N}=$ Nominal, $\mathrm{O}=$ Operating Condition, $\mathrm{T}=$ Typical, $\mathrm{P}=$ Production, Max/Min.
    ${ }^{4}$ VTERM linearity over the following condition: VL $-6 \mathrm{~V}<\mathrm{VTERM}<\mathrm{VH}+6 \mathrm{~V}$.
    ${ }^{5}$ All ac input values are referred to the source end of transmission line input.
    ${ }^{6}$ All ac tests are performed with driver in VTERM mode except where noted.
    ${ }^{7}$ Rise time is calculated SQRT $\left((\text { comp out } \operatorname{Tr})^{2}-(\text { comp in } \operatorname{Tr})^{2}\right)$.
    Specifications are subject to change without notice.

