

PRELIMINARY

VFD CONTROLLER DRIVER

GENERAL DESCRIPTION

The NJU3422 is a VFD (Vacuum Fluorescent Display) Controller Driver.

It contains display data RAM, address counter, command register, high voltage drivers, and serial interface circuit.

The display data and the command data can be transmitted with the serial interface circuit and VFD driving voltage can operate up to 45V.

The NJU3422 is useful for car audio, VCR and other VFD application items.

■ PACKAGE OUTLINE



NJU3422L

■ FEATURES

VFD Driving Voltage

 $|V_{DD}-V_{FDP}| \leq 45V$

Display Mode

8 Segments Display × 8 Digits

Serial Interface

Display ON/OFF Function

8 × 8 Bits

Display Data RAM

Oscillation Circuit on-chip Ceramic Resonator or External R

Power On Initialization


Operating Voltage

 $5V \pm 10\%$

Package Outline

SDIP 24

C-MOS Technology





PIN CONFIGURATION

Vss 🗆	1 ()	24	\overline{cs}
XT C	2	23	CLK
XT C	3	22	l sı
Voo [4	21	VFDP
s₀ [5	20	D т₀
sւd	6	19	□ Tı
S₂□	7	18	⊐ т₂
S₃□	8	17	ј т₃
S. 🗆	9	16	□ T₄
Ss 🗖	10	15	J Ts
S ₆ 🗆	11	14	T6
S7 🗆	12		□ T ₇
L	· · · · · · · · · · · · · · · · · · ·		

■ TERMINAL DESCRIPTION

NO.	SYMBOL	FUNCTION
4 1 21	V _{DD} Vss V _{FDP}	POWER SOURCE GND VFD Driving Voltage
2,3	XT, XT	Oscillation Terminals. For external clock operation, The clock should be input on XT terminal.
5~12 13~20	S ₀ ~S ₇ T ₇ ~T ₀	Segment Output Terminals(Pull-Down Resistance) Timing Output Terminals(Pull-Down Resistance)
22	SI	Serial Data (Address, dlsplay, Command) input Terminal.
23	CLK	Shift Clock Input Terminal.
24	CS	Chip Select Input Terminal. "L":Activated




■ FUNCTION DESCRIPTION


(1) Address Counter

The address counter addresses the display data RAM which data are sent by the serial data transmission. When the first word of the serial data is recognized as the address of the display data RAM (The upper two bits of a byte must be "00" .) , the lower 3bits are set up into the address counter as the address of the display data RAM. The data of the display data RAM which are input sequentially are set into the specified address and the address counter increments. Though the address counter consists of the 3-bit counter, the effective range is from "00 $_{\rm H}$ " to "07 $_{\rm H}$ ". The address of "07 $_{\rm H}$ " is incremented to "00 $_{\rm H}$ ".

The Address Data




The mapping of the display data RAM



(2) COMMAND REGISTER

The Command Register is the register for setting the status of Display Duty, and Display ON/OFF.
When the first word of serial transmmitted data is recognized as the command data (The upper one bit of a byte must be "1".), the lower 7 bits are set into the command register.
The internal circuit has been initialized until the CS signal is set to "H" level when "101" is written into the lower 3 bits of the command register (When the NJU3422 is powered on, the status of the display is Display OFF by the power-on initialization.)

The command data



(2-1) Duty set

DT2	DT1	DTO	Timing signal Duty
0	0	0	2/16
0	0	1	4/16
0	1	0	6/16
0	1	1	8/16
1	0	0	10/16
1	0	1	12/16
1	1	0	14/16
1_	1	1	15/16

(2-2) Display contorol set

DSP	Display
0	OFF
1	ON




(5) SERIAL DATA TRANSMISSION

The data transmission with the external can be executed by the serial interface circuit only. This interface circuit requires the external shift clock input and can execute the input action synchronously as shown below.

The serial data are grouped at a word which equalles to a byte (8 bits) for this device. The serial interface circuit is activated when the CS terminal is set to "L" level. While the CS is "L", the words of the serial data can be transmitted using the shift clock (the CLK terminal) and the serial data input (the SI terminal) synchronously.


The first transmitted word must be the address or the command data. When the first word is the address data, the following words should be the display data. When the first word is the command data, the following words, if transmitted, are ineffective.

CLK and SI TIMING CHART



Serial baffer shift timing:

■ SERIAL TRANSMISSION FORMAT



· SERIAL INPUT DATA

The address data В7 B6 В5 В4 В3 B2 В1 B0 AD2 AD1 AD0 : Don't care WORD O The command data : When (B2, B1, B0) = (1, 0, 1), DT2 DTO DSP the internal circuit is initialized.

WORD $1 \sim n$ Display data are required when WORD 0 = address dataAny data are become ineffective when WORD 0 = not address data



M ABSOLUTE MAX! MUM RATINGS

(Ta=25°C, V_{ss}=0V)

			, , , , , , , , , , , , , , , , , , , ,	
PARAMETER	SYMBOL	RATINGS	CONDITIONS	UNIT
Operating Voltage	VDD	-0.3 ~ +7.0		٧.
Input Voltage	Vin	-0.3 ~ V _{DD} +0.3		٠٧
Output Voltage	Vout	-0.3 ~ V _{DD} +0.3		٧
VFD Driving Voltage	VFDP	V _{DD} -40~V _{DD} +0.3		٧
"H" lovel Output Coverat	100н1	-15	For a terminal, So~S7 Terminals only	
"H" level Output Current	I _{ODH2}	-35	For a terminal, To~T, Terminals only	mA
"H" level Total Output Current	ΣΙορн	-100	Sum of the Display Terminals	mA
"L" level Total Output Current	ΣΙοι	100	Sum of the Output Terminals	mA
Power Dissipation	P₀	SDIP: 700		mW
Operating Temperature Range	Topr	-30 ~ + 80		°C
Storage Temperature Range	Tstg	−55 ~ +125		°C

■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V_{ss}=0V)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Operating Voltage	VDD	V _{DD} Terminal	4. 5		5. 5	٧
"H" Level input Voltage	Vтн	XT, CS, SI, CLK Terminals	0. 8V _D			٧
"L" Level Input Voltage	VıL	XT, CS, SI, CLK Terminals			0. 2V _{DD}	٧
Input Off Leak Current	lız	CS CLK SI Terminals V _{DD} =5.5V V _{IN} =0 or 5.5V			±1	uA
Display Output Current	lon	$S_0 \sim S_7$ Terminals $V_{DD}=4.5V$, $V_{OH}=V_{DD}=2.5V$	-7		•	mA
Display output ourrent	lox	To∼T, Terminals V _{DD} =4.5V, V _{OH} =V _{DD} −2.5V	-15			
Pull-Down resistance	Rost	$S_0 \sim S_7$, $T_0 \sim T_7$ Term. $V_{DD}=5$. OV $V_{OUT}=V_{DD}$. $V_{FDP}=V_{DD}-40V$	70		200	
Logic Operating Current	I DD 1 A	$V_{\rm SS}$ Terminal, $V_{\rm DD}$ =5.0V, 4MHz Ceramic resonator, C1=C2=27pF Output Open, All Segment or Timing Output is OFF		1	2	mA
Logic Operating Current	I _{DD1B}	V_{SS} Terminal, V_{DD} =5.0V, CR Oscillation(R=5.1k Ω) Output Open, All Segment or Timing Output is OFF		2	4	mA
Display Operating Current	1002	V _{FDP} Terminal V _{DD} =5.0V V _{FDP} =V _{DD} -40V All Segment or Timing Output is ON		3	6	mA



■ AC Characteristics

(Ta=25°C, V_{DD} =5 $V\pm10\%$, V_{ss} =0V)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Oscillation Frequency External Clock Input	f _{кт} f _{cl}	Fig.1	1	4	5	MHz
CR Oscillation Frequency	fcr	Fig.1	3	5.5	8	MHz
External Clock Shift Clock Pulse Width	PW _H /PW _L	Fig.1, Fig.2	90			ns
External Clock Rise/Fall Time	tclH/tclL	Fig.1, Fig.2			20	ns
Serial Input Setup Time	tsis	Fig.2	60			ns
Serial Input Hold Time	tsін	rig.2	10			ns
Shift Clock Frequency	fclk	Fig.3			f _{xT} /3, f _{cL} /3, f _{cR} /3	MHz
Shift Clock Interval Time	t _{CLK1}		10			us
Minimum Blanking Time	t _{BKA}	Fig.4, f _{xT} =4MHz	20		30	
minimum branking lime	t bkB	Fig.4, CR Osillation	10		40	us
Power Rise Time	t _R	Fig.5	0.05		50	ms









Fig.3








■ TIMING SIGNAL / DUTY CHANGE WAVEFORM



■ DISPLAY TIMING CHART




Oscillation frequency : fxr
Winimum blanking time (Duty 15/16) : tbx = (1/fxr) \times 96
1character display time : tog = tbx \times 16
1cycle display time : tsr = tba \times 8character




■ APPLICATION CIRCUIT

(1) Ceramic Resonator Oscillation



NOTE) The capacitance of C1 and C2 are determinded by the experiment.

(2) CR Oscillation



MEMO

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.