## 8-BIT SERIAL TO PARALLEL CONVERTER

## GENERAL DESCRIPTION

The NJU3711 is an 8-bit serial to parallel converter especially apply to MPU outport expander.

The effective outport assignment of MPU is available as the connection between NJU3711 and MPU is required only 4 lines.

Up to 5MHz signal can be input to the serial data input terminal and the data is output from parallel output buffer through serial in parallel out shift register and parallel data latches.

The hysteresis input circuit realized wide noise margin and high driverbility output buffer (25mA) can drive LED directly.

### PACKAGE OUTLINE





NJU3711D

NJU3711N




NJU3711V


#### ■ FEATURES

- 8-Bit Serial In Parallel Out
- 0.5V typ Hysteresis Input
- Operating Voltage 50土10%
- Operating Frequency 5MHz or more
- 25mA Output Current
- C-MOS Technology
- DIP/DMP/SSOP 14 Package Outline

## PIN CONFIGURATION



#### BLOCK DIAGRAM





#### **■ TERMINAL DESCRIPTION**

NO.	SYMBOL	FUNCTION	NO.	SYMBOL	FUNCTION
1	P3	Parallel Converts Data Output Terminals	8	DATA	Serial Data Input Terminal
2	P4		9	CLK	Clock Signal Input Terminal
3	P5		10	STB	Strove Signal Input Terminal
4	Vss	GND	11	CLR	Clear Signal Input Terminal
5	P6	Benefit at Occupants	12	P1	Parallel Converts
6	P7	Parallel Converts	13	P2	Data Output Terminals
7	P8	Data Output Terminals	14	<b>V</b> DD	Power Supply Terminal

#### **■ FUNCTIONAL DESCRIPTION**

#### (1) Reset

When the "L" level is input to the  $\overline{\text{OLR}}$  terminal, all latches are reset and all parallel conversion output are "L" level.

Normally, the CLR terminal should be "H" level.

#### (2) Data Transmission

In the STB terminal is "H" level and input the clock signal to the CLK terminal, the serial data input from DATA terminal shift in the shift register by synclonizing at rising edge of the clock signal.


When the STB terminal change to "L" level, the data in the shift register transfer to the latch. Even if the STB terminal is "L" level, the input clock signal shift the data in the shift register, therefore, the clock signal control is needed.

Furthermore, the 4 input circuits have a hysteresis characteristics by using the schmitt trigger structure to protect the noise.

CLK	STB	CLR	OPERATION		
х	х	L	All latch are reset (the data in the shift register is no change).  All of Parallel convert output are "L".		
		L			
<b>∱</b> ]	<b>∧</b>		The serial data input from DATA terminal input to the shift register.		
	] Н Н	П	In this stage, the data in the latch is no change.		
L			The data in the shift register transfer to the latch. And the data		
Н	] ,			н	in the latch output from parallel output.
	-	"	The CLK input in the STB="L" and CLR="H" state, the data shift in		
$\uparrow \uparrow$			the shift register and latched data also change in accordance with		
			the shift register.		

Note ) X: Don't care

## TIMING CHART



#### ME ABSOLUTE MAXIMUM RATINGS

( Ta=25°C )

PARAMETER	SYMBOL	RATINGS	UNIT	
Supply Voltage Range	V <sub>DD</sub>	-0.5 <b>~</b> 7.0	٧	
Input Voltage Range	V <sub>1</sub>	Vss-0.5 ~ VDD+0.5	٧	
Output Voltage Range	Vo	V <sub>ss</sub> -0.5 ~ V <sub>DD</sub> +0.5	٧	
Output Current	lo	±25	mA	
Power Dissipation	Po	700 (DIP) 300 (DMP/SSOP)	Wim	
Operating Temperature Range	Topr	−25 <b>~</b> +85	°C	
Storage Temperature Range	Tstg	−65 <b>~</b> +150	°C	

#### ■ DC ELECTRICAL CHARACTERISTICS

 $(V_{DD}=4.5\sim5.5V, V_{SS}=0V, Ta=25^{\circ}C)$ 

PARAMETER		SYMBOL	CONDITION		MIN	TYP	MAX	UNIT
Operating Current		loos	V <sub>IH</sub> =V <sub>DD</sub> , V <sub>IL</sub> =V <sub>SS</sub>				0. 1	mA
lament Valtana	High-Level	<b>V</b> 1H			0. 7V <sub>DD</sub>		<b>V</b> DD	٧
Input Voltage	Low-Level	VIL			Vss		0. 3V <sub>DD</sub>	
Input Leakage Current		LLI	V,=0~VDD		-10		10	μΑ
High-Level Output Voltage		V <sub>онр</sub>	Iон <b>≕−25mA</b>	P1~P8 Terminals (Note 1)	V <sub>DD</sub> −1.5		V <sub>DD</sub>	v
			I <sub>он</sub> =−1 <b>5mA</b>		V <sub>DD</sub> -1.0		<b>V</b> DD	
			I <sub>он</sub> =−1 <b>0mA</b>		V <sub>DD</sub> 0. 5		<b>V</b> DD	
Low-Level Output Voltage		Volb	lo∟=+25mA		Vss		1. 5	
			lo⊾=+15mA		Vss		0.8	
			lo∟=+1 <b>0mA</b>		Vss		0. 4	
Output Short Current		losp	V₀=7V, V₁=0V	P1~P8 Terminals (Note 2)			20	mA
			V₀=0V, V₁=7V				-20	11154

Note 1) Specified value represent output current per pin. When use, total current consideration and less than power dissipation rating operation should be required.

Note 2)  $V_{\text{DD}}$ =7V,  $V_{\text{SS}}$ =0V, 1 second per pin.


#### ■ SWITCHING CHARACTERISTICS

 $(V_{DD}=4.5V\sim5.5V, V_{SS}=0V, Ta=-20\sim75^{\circ}C)$ 


PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Set-Up Time	tsp	Data – Clk	20		ĺ	ns
Hold Time	t <sub>HD</sub>	CLK – DATA	20			ns
Set-Up Time	tsste	STB - CLK	30			ns
Hold Time	<b>t</b> HSTB	CLK - STB	30	ĺ		ns
	t <sub>pd</sub> PCK	CLK - P1~P8			100	ns
Output Delay Time	t <sub>pd</sub> PSTB	STB - P1~P8			80	ns
	tpd PCLR	CLR - P1~P8			80	ns
Max. Operating Frequency	f <sub>MAX</sub>		5			MHz

\*) C<sub>0∪7</sub>=50pF

# SWITCHING CHARACTERISTICS TEST WAVEFORM



## ■ APPLICATION CIRCUIT



# **MEMO**

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.