

20-BIT SERIAL TO PARALLEL CONVERTER

GENERAL DESCRIPTION

The NJU3718 is a 20-bit serial to parallel converter especially apply to MPU outport expander.


The effective outport assignment of MPU is available as the connection between NJU3718 and MPU is required only 4 lines.

Up to 5MHz signal can be input to the serial data input terminal and the data is output from parallel output buffer through serial in parallel out shift register and parallel data latches.

Furthermore, the NJU3718 output the serial data from SO terminal through the shift register, therefore output bit number can increase by cascade connection.

The hysteresis input circuit realized wide noise margin and high driverbility output buffer (25mA) can drive LED directly.

PACKAGE OUTLINE




NJU3718L

NJU3718G


FEATURES

- 20-Bit Serial In Parallel Out
- Cascade Connection
- Hysteresis Input --- 0.5V typ
- Operating Voltage ---- 5V±10%
- Operating Frequency ---- 5MHz or more
- Output Current ---- 25mA
- C-MOS Technology
- Package Outline ---- SDIP/SOP 28

■ PIN CONFIGURATION



BLOCK DIAGRAM



7



■ TERMINAL DESCRIPTION

NO.	SYMBOL	FUNCTION	NO.	SYMBOL	FUNCTION
1	P9		15	DATA	Serial Data Input Terminal
2	P10		16	CLK	Clock Signal Input Terminal
3	P11	Parallel Converts	17	STB	Strove Signal Input Terminal
4	P12	Data Output Terminals	18	CLR	Clear Signal Input Terminal
5	P13		19	P1	Parallel Converts
6	P14		20	P2	Data Output Terminals
7	Vss	GND	21	Vss	GND
8	P15		22	Р3	
9	P16		23	P4	
10	P17	Parallel Converts	24	P5	Parallel Converts
11	P18	Data Output Terminals	25	P6	Data Output Terminals
12	P19		26	P7	
13	P20		27	P8	
14	SO	Serial Data Output Terminal	28	VDD	Power Supply Terminal

■ FUNCTIONAL DESCRIPTION

(1) Reset

When the "L" level is input to the $\overline{\text{CLR}}$ terminal, all latches are reset and all parallel conversion output are $\underline{\text{"L"}}$ level.

Normally, the CLR terminal should be "H" level.

(2) Data Transmission

In the STB terminal is "H" level and input the clock signal to the CLK terminal, the serial data input from DATA terminal shift in the shift register by synclonizing at rising edge of the clock signal.

When the <u>STB terminal</u> change to "L" level, the data in the shift register transfer to the latch. Even if the <u>STB</u> terminal is "L" level, the input clock signal shift the data in the shift register, therefore, the clock signal control is needed.

(3) Cascade Connection

The serial data input <u>from DATA</u> terminal output from the SO terminal through internal shift register unrelated the CLR and STB status.


Furthermore, the 4 input terminals have a hysteresis characteristics by using the schmitt trigger structure to protect the noise.

CLK	STB	CLR	O P E R A T I O N			
	х	L	All latch are reset (the data in the shift register is no change).			
Х	^		All of Parallel convert output are "L".			
<u></u>	√ 1	Н	The serial data input from DATA terminal input to the shift register.			
JL	H		In this stage, the data in the latch is no change.			
L			The data in the shift register transfer to the latch. And the data			
Н						in the latch output from parallel output.
	L	H _.	The CLK input in the $\overline{\text{STB}}$ ="L" and $\overline{\text{CLR}}$ ="H" state, the data shift in			
\bigcap	\cap		the shift register and latched data also change in accordance with			
			the shift register.			

Note) X: Don't care



TIMING CHART



MADE ABSOLUTE MAXIMUM RATINGS

(Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage Range	Voo	- 0.5 ~ + 7.0	٧
Input Voltage Range	Vı	Vss-0.5 ~ Vpp+0.5	٧
Output Voltage Range	Vo	Vss-0.5 ~ VDD+0.5	٧
Output Current	lo	±25	mA
Power Dissipation	Рь	700 (SDIP) 500 (SOP)	mW
Operating Temperature Range	Topr	-25 ∼ +85	င
Storage Temperature Range	Tstg	-65 ∼ +150	°



■ DC ELECTRICAL CHARACTERISTICS

 $(V_{DD}=4.5\sim5.5V, V_{SS}=0V, Ta=25^{\circ}C)$

<u> </u>					(100-7.0	0.04, 40	, o - o + , , , , ,	1-20 07
PARAMETER		SYMBOL	CONDITION		MIN	TYP	MAX	UNIT
Operating Current		DDs	ViH=VDD, ViL=Vss				0.1	mA
Output Voltage	High-Level	Vон	Гон=-0.4mА	SO Terminal	4.0		VDD	٧
	Low-Level	Vol	loL=+3.2mA		Vss		0.4	
Input Voltage	High-Level	ViH		· · · · · · · · · · · · · · · · · · ·	0.7Vpb		Vod	, , ,
	Low-Level	٧ı∟			Vss		0.3Vpp	۷
Input Leakage Current		Li	V₁=0~V _{DD}		-10		10	μA
High-Level Output Voltage			1он=-25mА		Vpp-1.5		VDD	
		Vонр	Іон=−15mА		Vpp-1.0		VDD	v
			он=-10mA	P1∼P20 Terminals	Vpp-0.5		VDD	
Low-Level Output Voltage			lou=+25mA	ierminais	Vss		1.5	
		Vold	low=+15mA	(Note 1)	Vss		0.8	v
			lo∟=+10mA		Vss		0.4	
Output Short Current		los		SO Terminal			10	8
		108	Vo=0V, Vi=7V	(Note 2)			-10	mA
		losp	Vo=7V, V:=0V	P1~P20			20	mA
			Vo=0V, V:=7V	Terminals (Note 2)			-20	

Note 1) Specified value represent output current per pin. Whe use, total current consideration and less than power dissipation rating operation should be required.

Note 2) Vpp=7V, Vss=0V, 1 second per pin.


■ SWITCHING CHARACTERISTICS

 $(V_{DD}=4.5V\sim5.5V, V_{SS}=0V, T_{a}=-20\sim75^{\circ}C)$

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Set-Up Time	tsp	DATA - CLK	20			ns
Hold Time	tно	CLK - DATA	20			ns
Set-Up Time	tssтв	STB - CLK	30			ns
Hold Time	tнэтв	CLK - STB	30			ns
***	tpd 0	CLK - SO			70	ns
	tpd PCK	CLK - P1∼P20			100	ns
Output Delay Time	tod PSTB	STB - P1∼P20			80	ns
	tpd PCLR	<u>CLR</u> − P1~P20			80	ns
Max. Operating Frequency	fmax		5			MHz


^{*)} Cour=50pF

■ SWITCHING CHARACTERISTICS TEST WAVEFORM






■ APPLICATION CIRCUIT (1)



■ APPLICATION CIRCUIT (2) (Combined with NJU3711)



NJU3718

MEMO

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.