WWW.DLPF 捷多邦,专业PCB打样工厂,24小时加

N J

#### PRELIMINARY 10-CHARACTER 3-LINE DOT MATRIX LCD CONTROLLER DRIVER

#### GENERAL DESCRIPTION

JRC<sup>INJU6425供应商</sup>

The NJU6425 is a 1 Chip Dot Matrix LCD controller driver for up to 10-character 3-line display.

It contains voltage converter, microprocessor interface circuits, instruction decoder controller, character generator ROM/RAM and high voltage operation common and segment drivers.

The voltage converter generates about twofold voltage (10V) from single power supply(5V). Consequently, highcontrast display can be performed though the simple power supply circuits.

The microprocessor interface circuits which operate 2MHz frequency, can be connected directly to 4bit/8bit microprocessor.

The character generator consists of 9,600bits ROM and 64 bytes RAM. The standard version ROM is coded with 240 characters including capital and small letter fonts and some of Japanese fonts.

The high voltage operation 24-common and 50-segment drivers operate by 13.5V, and drives up to 10-character 3-line LCD panels which divided three common electrode blocks.





- 10-character 3-line Dot Matrix LCD Controller Driver
- 4/8 Bit Microprocessor Direct Interface
- Display Data RAM 80 x 8 bits ; Maximum 10-character 3-line Display
- Character Generator ROM 9,600 bits ; 240 Characters for 5 x 7 Dots
- Character Generator RAM 64 x 8 bits ; 8 Patterns( 5 x 7 Dots )
- Microprocessor can access to Display Data RAM and Character Generator RAM
- High Voltage LCD Driver ; 24-common / 50-segment
- Programmable Duty Ratio ;
  - 1/16 Duty for 5 x 7 Dots + Cursor, 2 Lines 1/32 Duty for 5 x 7 Dots + Cursor, 3 Lines
- Number of Maximum Display Characters

Display Line	Duty	Font	Max. Disp. Characters
2 Lines	1/16 duty	5 x 7 dots + cursor	10-character 2-line
3 Lines	1/32 duty	5 x 7 dots + cursor	10-character 3-line


- Useful Instruction Set
  - Clear Display, Return Home, Display ON/OFF Cont, Cursor ON/OFF Cont, Display Blink, Cursor Shift, Character Shift
- Power On Initialize On-chip
- Voltage Converter On-chip
- Oscillation Circuit On-chip(External R or Ceramic Resonator required)
- Low Power Consumption
- Operating Voltage --- + 5 V
- Package Outline --- QFP 100
- C-MOS Technology

zsc.com


JRC

NJU6425

#### PIN CONFIGURATION



BLOCK DIAGRAM





# TERMINAL DESCRIPTION

NO.	SYMBOL	FUNCTION
40	Vod	Power Source ( + 5V )
28	Vss	Power Source ( OV )
29,30	OSC1, OSC2	Oscillation Frequency Adjust Terminals. Normally Open. (Oscillation C and R are incorporated, Osc. Freq.=290kHz) For external clock operation, the clock should be input on OSC1.
41	RS	Register selection signal input "O" : Instruction Register (Writing) Busy Flag (Reading) "1" : Data Register (Writing/Reading)
42	R/W	Read/Write selection signal input "O" : Write , "1" : Read
43	E	Read/Write activation signal input
48~51	DB₄≁DB7	3-state Data Bus(Upper) to transfer the data between MPU and NJU6425 DB7 is also used for the Busy Flag reading
44~47	DBo≁DB₃	3-state Data Bus(Lower) to transfer the data between MPU and NJU6425 These bus are not used in the 4bit operation
69~62 20~27 61~54	COM1 ~COM8 COM9 ~COM16 COM17~COM24	LCD Common driving signal No use terminals output no-active signal, or COM:7~COM24 out- put no-active signal in the 1/16 duty operation.
70~100 1~19	SEG1 ~SEG31 SEG32~SEG50	LCD Segment driving signal
38,37	C1 , C2	Capacitor for Voltage Doubler Connecting Terminal ( + ) Capacitor for Voltage Doubler Connecting Terminal ( - )
39	Vci	Input Terminal for Voltage Doubler ( Normally $V_{\mbox{\tiny GI}}$ = $V_{\mbox{\tiny DD}}$ )
36	V5out	Voltage Doubler Output Terminal
31~35	V₁~V₅	LCD Driving Power Source
53,52	T1 , T2	Maker Testing Terminal (Normally Open)

#### FUNCTIONAL DESCRIPTION

#### (1) Description for each blocks

#### (1-1) Register

The NJU6425 incorporates two 8-bit registers, an Instruction Register(IR) and a Data Register(DR).

The Register(IR) stores instruction codes such as "Clear Display", "Return Home", and add-The MPU can ress data for Display Data RAM (DD RAM) and Character Generator RAM(CG RAM). write the instruction code and address data to the Register(IR), but it cannot read out from the Register(IR).

The Register (DR) is a temporary stored register, the data stored in the Register (DR) is written into the DD RAM or CG RAM and read out from the DD RAM or CG RAM.

The data in the Register(DR) written by the MPU is transferred automatically to the DD RAM or CG RAM by internal operation.

When the address data for the DD RAM or CG RAM is written into the Register(IR), the addressed data in the DD RAM or CG RAM is transferred to the Register(DR). By the MPU read out the data in the Register(DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM or CG RAM is transferred automatically to the Register(DR) to provide for the next MPU reading.

These two registers are selected by the selection signal RS as shown below:

Table 1. shows register operation controlled by RS and R/W signals.

RS	R/₩	Selected Register	Operation .
0	0		Write
0	1	IR	Read busy flag(DB7) and address counter(DB0~DB6)
1	0		Write (DR to DD or CG RAM)
1	1	DR	Read (DD or CG RAM to DR)

**Register Operation** Table 1.

### (1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag is "1", and any instruction reading is inhibited.

The busy flag (BF) is output at DB7 when RS="0" and R/W="1" as shown in table 1.

The next instruction should be written after busy flag (BF) goes to "O".

#### (1-3) Address Counter (AC)

The address Counter(AC) addressing the DD RAM and CG RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to counter(AC). The selection of either the DD RAM or CG RAM is also determined by this instruction.

After writing (or reading) the display data to (or from) the DD RAM or CG RAM, the Counter (AC) increments (or decrements) automatically.

The address data in the Counter(AC) is output from  $DB_6 \sim DB_0$  when RS="0" and R/W="1" as shown in Table 1.

JR(

#### (1-4) Display Data RAM (DD RAM)

The display data RAM(DD RAM) consists of 80 x 8 bits, stores up to 80-character display data represented in 8-bit code.

The unused display data memory area in the DD RAM can be used as a general data memory area. The DD RAM address data set in the address Counter(AC) is represented in Hexadecimal.

	←High	er ord	ler bi	t	Lower	r ordei	r bit→	( Exam	ple)[	D RAM	addres	s " 09	) "		
AC	AC <sub>6</sub>	AC₅	AC₄	AC 3	AC2	AC 1	ACo	0	0	0	1	0	0	1	
	← He	xadeci	mal →	▶<	Hexad	decima	-→	<b>~</b>	0		~~~~~	ļ	9		

(1-4-1) 10-character 2-line Display (Function set code N=0)

The relation between DD RAM address and display position on the LCD is shown below: ( NJU6425 can not performs display shift function )

	1	2	3	4	5	6	7	8	9	10	← Display Position
1st Line	100	101	I UZ	1.03	104	105	l Uh	107	08	09	<b>←</b>
2nd Line	0C	0D	0E	0F	10	11	12	13	14	15	DD RAM Add. ← (Hexadecimal)

Note : Please note that the end of 1st line address and the beginning of 2nd line address are not consecutive.

#### (1-4-2) 10-character 3-line Display (Function set code N=1 )

The relation between DD RAM address and display position on the LCD is shown below: ( NJU6425 can not performs display shift function )

	1	2	3	4	5	6	7	8	9	10	←Display
1st Line	00	01	02	03	04	05	06	07	08	09	← Position
2nd Line	0C	0D	0E	0F	10	11	12	13	14	15	$\leftarrow \frac{\text{DD RAM Add.}}{(11,,1)}$
3rd Line	40	41	42	43	44	45	46	47	48	49	(Hexadecimal) ←

Note : Please note that the end of 2nd line and beginning of 3rd line address are not consecutive.

## (1-5) Character Generator ROM

The Character Generator ROM (CG ROM) generates  $5 \times 7$  dots character pattern represented in 8-bit character codes.

The storage capacity is up to 240 kinds of 5 x 7 dots character pattern. The correspondence between character code and standard character pattern of NJU6425 is shown in Table 2.

User-defined character pattern ( Custom Font ) are also available by mask option.

# NJU6425



$\square$							Upi	per 4-	bit (	Hexad	lecima	1)	· · · · · ·				
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0	CG RAM (01)						••							••••		<b>!</b> ∷
	1	(02)		:					-:::	I					:;		
	2	(03)		11	·				<b>!</b>			ľ	•	:	.::	###	
	3	(04)		-	•		:	÷	:			!			÷	: <u>.</u> .	<b>:::</b> :
	4	(05)							1		:	·.		ŀ		<b>.</b>	:::
<u> </u>	5	(06)		*. • .	·!			֥				::					
	6	(07)					·!		÷.,:	·				•••		÷:	÷
( Нехас	7	(08)		:					1.1	÷							
Lower 4-bit ( Hexadecimal	8	(01)						<b>!</b>	:*:		•;	.: <b>:</b> `			l. .⁺		
Lowe	9	(02)			·				·!						:	••••	:
	A	(03)	:	:	::										<b>.</b>		:::::
	В	(04)	:		:			k:			:::-	.:		·		::	
	С	(05)		:		<b>.</b>		1		1	·:	17	<b>:</b>		:	4	<b>F</b>
	D	(06)						14		<u>.</u>				••••			
	E	(07)	÷::	::				!"I	·:					:::	•••		
	F	(08)							÷.			• : :	·				

# Table 2. CG ROM Character Pattern ( ROM version -02 )

5

# JRC

#### (1-6) Character Generator RAM ( CG RAM )

The character generator RAM(CG RAM) can store any kinds of character pattern in 5 x 7 dots written by the user program to display user's original character pattern. The CG RAM can store 8 kind of character in 5 X 7 dots mode.

To display user's original character pattern stored in the CG RAM, the address data  $(00)_{H}$  - $(07)_{\rm H}$  or  $(08)_{\rm H}$  -  $(0F)_{\rm H}$  should be written to the DD RAM as shown in Table 2.

Table 3. shows the correspondence among the character pattern, CG RAM address and Data. Unused memory area of the CG RAM can also be used as the general data memory area.

Table 3. Correspondence of CG RAM address, DD RAM character code and CG RAM character pattern ( 5 X 7 dots ).

Character Code	CG RAM	Character Pattern	
(DD RAM Data)	Address	(CG RAM Data)	
<u>₹ 76543210</u>	$\frac{54}{54}$ 3 2 1 0	76543210	
Upperbit Lowerbit	Upper Lower	Upperbit Lowerbit	
0000*000	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	* * *       0       1       0         ↓       0       0       0       0         ↓       0       0       0       0         ↓       0       0       0       0         ↓       0       0       0       0         ↓       0       0       0       0         ↓       0       0       0       0         ↓       0       0       0       0         ↓       0       0       0       0         ↓       0       0       0       0         ↓       0       0       0       0         ↓       0       0       0       0	Character Pattern Example (1) ←Cursor Position
0000*001	$\begin{array}{c} 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 0 & 1 \\ 0 & 0 & 1 & 1 \\ 0 & 0 & 1 & 1 & 0 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{array}$	* * * 0 0 0 0 0 0 0 0	Character Pattern Example (2) <del>&lt; C</del> ursor Position
	000	***	
			* : Don't Care
0000*111	1 1 1 0 1 1 1 0 0 1 0 1 1 1 0 1 0 1 1 1 0 1 1 1	* * *	

Notes : 1. Character code bits 0 to 2 correspond to the CG RAM address 3 to 5 (3 bits :

- Character code bits of to a conterpant of a pattern line position.
   CG RAM address 0, 1 and 2 designate character pattern line position. The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore, in case of the cursor display, the 8th line should be "O". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor resition performed by cursor existence. position regardless of cursor existence.
- 3. Character pattern row position correspond to the CG RAM data bits 0 to 4 are shown above

The bits 5 to 7 of the CG RAM are not appear on the display (no meaning for the display), but memory elements are existing, therefore it can be used as the general purpose RAM.

4. CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 0 to 2. Therefore, the address (00)<sub>H</sub> and (08)<sub>H</sub>, (01)<sub>H</sub> and (09)<sub>H</sub>, ------, (07)<sub>H</sub> and (0F)<sub>H</sub> select the same character pattern as shown in Table 2 and Table 3.
5. "1" for CG RAM data corresponds to display On and "0" to display Off.

1 Sec. 24

#### (1-7) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, CG ROM and other internal circuits operation.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other.

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

#### (1-8) LCD Driver

LCD driver consist of 24-common driver and 50-segment driver.

When the line number is selected by a program, the required common drivers output the common driving waveform and the other common drivers output non-selection waveform automatically.

The 60 bits of character pattern data are shifted in the shift-register and latched when the 60 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

#### (1-9) Cursor Blinking Control Circuit

10 10 10 10 10 10

This circuits controls cursor On/Off and cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAM address set in the address counter (AC).

When the address counter is  $(08)_{H}$ , a cursor position is shown as follows:

	AU6	ACs	AU4	АCз	AU2	AU1	AUo	_			
	0	0	0	1	0	0	0				
	1	2	3	4	5	6	7	8	9	10	← Display position
2-line	00	01	02	03	04	05	06	07	<u>08</u>	09	← DD RAM address (Hexadecimal)
Display	OC	0D	0E	0F	10	11	12	13	14	15	(nexadecrillar)
									1	Curs	or position
	1	2	3	4	5	6	7	8	9	10	← Display position
2 1:00	00	01	02	03	04	05	06	07	<u>08</u>	09	← DD RAM address (Hexadecimal)
3-line	00	OD	0E	0F	10	11	12	13	14	15	
Display	40	41	42	43	44	45	46	47	48	49	
									1	Curs	or position

(Note) The cursor or blinks appear when the address counter(AC) selects the CG RAM.

But the displayed the cursor and blink are meaningless.

If the AC storing the CG RAM address data, the cursor and blink are displayed in the meaningless position.




#### (2) Power on Initialization by internal circuits

The NJU6425 is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed.

During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after  $V_{DD}$  rises to 4.5V.

Initialization flow is shown below:



# 5

#### (3) Instructions

The NJU6425 incorporates two registers, an Instruction Register (IR) and a Data Register (DR). These two registers store control information temporarily to allow interface between NJU6425 and MPU or peripheral ICs operating different cycles. The operation of NJU6425 is determined by this control signal from MPU.

The control information includes register selection signals (RS), read/write signals (R/W) and data bus signals (DBo to DB7).

Table 4. shows each instruction and its operating time.

- Note 1) The execution time mentioned in Table 4. based on fcp or fosc=290kHz. If the oscillation frequency is changed, the execution time is also changed.
- Note 2) The NJU6425 does not have display shift instruction, therefore it can not performs shift function.

INSTRUCTIONS	RS	R/₩		C DB6	0 D85	D DB₄	E DB₃	DB2	DB1	DBo	DESCRIPTION	EXEC TIME
Non-operation	0	0	0	0	0	0	0	0	0	0	Non-operation. Only takes judge- ment machine cycle.	35us
Clear Display	0	0	0	0	0	0	0	0	0	1	Display clear and sets DD RAM address 0 in AC.	1.42ms
Return Home	0	0	0	0	0	0	0	0	1	*	Sets DD RAM address 0 in AC and returns display being shifted to original position. DD RAM contents remain unchanged	35us
Entry Mode Set	0	0	0	0	0	0	0	1	1/D	*	Sets cursor move direction is performed in data read/write. I/D=1:Increment, I/D=0:Decrement	35us
Display On/Off Control	0	0	0	0	0	0	1	D	C	В	Sets of display On/Off(D), cur- sor On/Off(C) and blink of cur- sor position character(B).	35us
Cursor Shift	0	0	0	0	0	1	*	R/L	*	*	Moves cursor without changing DD RAM contents R/L=1 : Shift to the right R/L=0 : Shift to the left	52us
Function Set	0	0	0	0	1	DL	N	*	*	*	Sets interface data length(DL), number of display lines(N). DL=1 : 8 bits, DL=0 : 4 bits N=1 : 3 lines, N=0 : 2 line	35us
Set CG RAM Address	0	0	0	1	*		A	cc			Sets CG RAM address. After this instruction, the data is trans- ferred on CG RAM.	35us
Set DD RAM Address	0	0	1	*		•	ADD			>	Sets DD RAM address. After this instruction, the data is trans-ferred on DD RAM.	35us
Read Busy Flag & Address	0	1	BF	÷ 4		•	Ac				Reads busy flag and AC contents. BF=1 : Internally operating BF=0 : Can accept instruction	Ous
Write Data to CG & DD RAM	1	0	*		•	Writ	te Da	ita		>	Writes data into DD or CG RAMs.	35us
Read Data from CG or DD RAM	1	1	*		•	Read	1 Dat	ta		<b>-→</b>	Reads data from DD or CG RAMs.	52us
Explanation of Abbreviation	DD Acc AC	;:(	CG R/	AM ac	dres	ss, i	DD	: DE	) RAN	l addr	racter generator RAM ess, Corresponds to cursor address DD and CG RAMs	

Table 4. Table of Instructions

Note : Display shift instruction is not available.

\* = Don't care



(3-1) Description of each instructions

(a) NOP (Non operation)

	RS	R/W	DB7	DBe	DB₅	DB₄	DB₃	DB2	DB1	DBo
Code	0	0	0	0	0	0	0	0	0	0

Non operation instruction. It consumes certain judgement machine cycles only.

(b) Clear Display


	RS	R/W	DB7	DBe	DB5	DB₄	DB₃	DB2	<b>DB</b> 1	DBo
Code	0	0	0	0	0	0	0	0	0	1

Clear display instruction is executed when the code "1" is written into DBo. When this instruction is executed, the space code  $(20)_{\rm H}$  is written into every DD RAM address, the DD RAM address 0 is set into the address counter and entry mode is set increment. If the cursor or blink are displayed, they are returned to the left end of the LCD(the left end of the 1st line in the 2-line display mode).

The S of entry mode does not change.

Note: The character pattern for character code (20)<sub>H</sub> must be blank code in the user-defined character pattern(Custom font).

(c) Return Home



Return home instruction is executed when the code "1" is written into DB1. When this instruction is executed, the DD RAM address 0 is set into the address counter. The cursor or blink are returned to the left end of the LCD(the left end of the 1st line in the 2-line display mode) if the cursor or blink are on the display.

The DD RAM contents do not change.

(d) Entry Mode Set

	RS	R/W	DB7	DB6	DB5	DB₄	DB3	DB2	DB1	DBo	_
Code	0	0	0	0	0	0	0	1	1/D	*	

Entry mode set instruction which sets the cursor moving direction is executed when the code "1" is written into DB<sub>2</sub> and the codes of (I/D) is written into DB<sub>1</sub>(I/D), as shown below. (1/D) sets the address increment or decrement in the DD RAM writing.

I/D			Fu	n	C	t	i	0	n				
1	Address increment: read/write, and the	The curs	addr or c	ess r b	of lin	the k mo	DD ve	or to	CG the	RAM increment right.	( +1)	when	the
0	Address decrement: read/write, and the	The curs	addr or c	ess r b	of lin	the k mo	DD ve	or to	CG the	RAM decrement left.	( -1)	when	the




(e) Display On/Off Control

	RS	R/W	DB7	DB6	DB5	DB₄	DB₃	DB2	DB1	DBo
Code	0	0	0	0	0	0	1	D	C	B


Display On/Off control instruction which controls the display On/Off, the cursor On/Off and the cursor position character blink, is executed when the code "1" is written into  $DB_3$ and the codes of (D), (C) and (B) are written into  $DB_2(D)$ ,  $DB_1(C)$  and  $DB_0(B)$ , as shown below.

D	Function
1	Display On.
0	Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1.
C	Function
1	Cursor On. The cursor is displayed by 5 dots on the 8th line.
0	Cursor Off. Even if the display data write, the I/D etc does not change.
В	Function
1	The cursor position character is blinking. Blinking rate is 423.8ms at for or fosc=290kHz. The blink is displayed alternatively with all on (it means all black) and characters display. The cursor and the blink can be disp- layed simultaneously.
0	The character does not blink.



Character Font 5 x 7 dots

(1) Cursor display example



Alternating display (2) Blink display example



#### (f) Cursor Shift

	RS	R/₩	DB7	DB6		DB₄		DB2	DB1	DBo	
Code	0	0	0	0	0	1	*	R/L	*	*	<b>* = Don't</b> care

The Cursor shift instruction shifts the cursor position to the right or left without writing or reading display data. This function is used to correct or search the display.

When the cursor moves to the 2nd line or 3rd line, the address setting for each line mentioned in (1-4-1) and (1-4-2) is required.

This instruction is executed when the code "1" is written into  $DB_4$  and the codes of (R/L) is written into  $DB_2$  as shown below.

R/L					F	u	n	c	t	i	0	n
0	Shifts Shifts	the the	cursor cursor	position position	to to	the the	e le e ri	ft ght	{	(AC) (AC)	}	s decremented by 1) s incremented by 1)

#### (g) Function Set

	RS	R/W	DB7	DBe	DB5	DB4	DB₃	DB2	DB1	DBo	
Code	0	0	0	0	1	DL	N	*	*	*	<b>* = D</b> on't care

Function set instruction which sets the interface data length and number of display lines, is executed when the code "1" is written into  $DB_5$  and the codes of (DL) and (N) are written into  $DB_4$  (DL) and  $DB_3$  (N), as shown below ( character font is fixed 5 X 7 dots ).

(DL) sets the interface data length and (N) sets the number of display lines either the 2line or 3-lines.

— NOTE This function set instruction must be performed at the head of the program prior to all other existing instructions(except Busy flag/Address read). This function set instruction can not be executed afterwards unless the interface data length change.

DL	Function
1	Set the interface data length to 8 bits (DB7 to DB0)
0	Set the interface data length to 4 bits (DB7 to DB4) The data must be sent or received twice.

N	Display lines	Character Font	Duty Ratio	Note
0	2	5 X 7 dots	1/16	
1	3	5 X 7 dots	1/32	The display seems to use only 1/24 duty, but 1/32 duty is using actually.



(h) Set CG RAM Address

	RS	R/W	DB7	DB6	DB5	DB₄	DB3	DB2	DB1	DBo
Code	0	0	0	1	A	A	A	A	A	A
	<u>.</u>				↔Hig ord	her er bit			Lowe orde	r → rbit

Set CG RAM address instruction is executed when the code "1" is written into  $DB_5$  and the address is written into  $DB_5$  to  $DB_0$  as shown above.

The address data mentioned by binary code "AAAAAA" is written into the address counter(AC) together with the CG RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the CG RAM.

(i) Set DD RAM Address

	RS	R/W	DB7	DB6	DBs	DB₄	DВз	DB2	DB1	DBo	_
Code	0	0	1	A	A	A	A	A	A	A	
				←Hig	her or	der bi	t	Lowe	r orde	r bit→	•

Set DD RAM address instruction is executed when the code "1" is written into DB7 and the address is written into DB6 to DB0 as shown above.

The address data mentioned by binary code "AAAAAAA" is written into the address counter(AC) together with the DD RAM addressing condition. After this instruction, the data writing/reading is performed into/from the DD RAM.

Display lines	1-line address data	2-line address data	3-line address data
3	(00) <sub>H</sub> to (0B) <sub>H</sub>	(0C)н to (17)н	(40) <sub>н</sub> to (4B) <sub>н</sub>
2	(00)н to (0B)н	(0C)н to (17)н	

Note: The address (OA)<sup>H</sup> and (OB)<sup>H</sup> for 11 and 12 digit in the 1-st line are existing regardless of the number of display line. However there are no display, if the data is written into DD RAM on these address.

There are no display if the data is written into the DD RAM correspond to the 11 and 12 digit address in the 2-nd and 3-rd lines also.

(j) Read Busy Flag & Address

	RS	R∕₩	DB7	DB6	DB5	DB₄	DB₃	DB2	DB 1	DBo	_
Code	0	1	BF	A	A	A	A	A	A	A	
←Higher order bit Lowe									r orde	r bit→	•

This instruction reads out the internal status of the NJUG425. When this instruction is executed, the busy flag(BF) which indicate internal operation is read out from DB7 and the address of CG RAM or DD RAM is read out from DB6 to DB0 (the address for CG RAM or DD RAM is determined by the previous instruction).

(BF)=1 indicates that internal operation is in progress. The next instruction is inhibited when (BF)=1. Check the (BF) status before the next write operation.



## (k) Write Data to CG or DD RAM

	RS	R/W	DB7	DBe	DBs	DB₄	DB₃	DB2	DB1	DBo	_
Code	1	0	D	D	D	D	D	D	D	D	
			←Hig	her or	der bi	t		Lowe	r orde	r bit-	→

Write Data to CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 8-bit data "DDDDDDDD" are written into the CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

After this instruction execution, the address increment(+1) or decrement(-1) performed automatically according to the entry mode set.

(1) Read Data from CG or DD RAM

	RS	R/₩	DB7	DB6	DB5	DB₄	DB3	DB2	DB1	DBo	-
Code	1	1	D	D	D	D	D	D	D	D	J
			←Hig	her or	der bi	t		Lowe	r orde	r bit→	•

Read Data from CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD" are read out from CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

Before executing this instruction, either the CG RAM address set or DD RAM address set must be executed, otherwise the first read out data are invalidated. When this instruction is serially executed, the next address data is normally read from the second read.

The address set instruction is not required if the cursor shift instruction is executed just beforehand(only DD RAM reading).

The cursor shift instruction has same function as the DD RAM address set, so that after reading the DD RAM, the address increment or decrement is executed automatically according to the entry mode.


Note: The address counter(AC) is automatically increased or decreased by 1 after write instructions to either of the CG RAM or DD RAM. Even if the read instruction is executed after this instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.



#### (3-2) Initialization using the internal reset circuits

(a) 10-character 3-line in 8-bit operation (Using internal reset circuits).


At the 10-character 3-line display, the Function set, Display On/Off Control and Entry Set Instruction must be executed before the data input, as shown below.



(b) 10-character 2-line in 4-bit operation (Using internal reset circuits).

In the 4-bit operation, the function set must be performed by the user programming.

When the power is turned on, 8-bit operation is selected automatically, therefore the first input is performed under 8-bit operation. In this operation, full instruction can not input because of terminals  $DB_0$  to  $DB_3$  are no connection. Therefore, same instruction must be rewritten on the RS, R/W and  $DB_7$  to  $DB_4$ , as shown below. Since one operation is completed by the two accesses in the 4-bit operation mode, rewrite is required to set the instruction code in full. 10-character 2-line in 4-bit operation is shown as follows:






(c) 10-character 2-line in 8-bit operation (Using internal reset circuits).

In the 2-line display, the cursor moves automatically from the 1st to the 2nd line after the 12th character of the 1st line has been written.


Therefore, after writing 10 character in the 1st line, the DD RAM address must be set by the user programming to change the cursor position to the 2nd line.




#### (3-3) Initialization by instruction

If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6425 must be initialized by the instruction.

#### (a) Initialization by Instruction in 8-bit interface



#### (b) Initialization by Instruction in 4-bit interface






#### (4) LCD DISPLAY

(4-1) Power Supply for LCD Driving

NJU6425 incorporates voltage doubler to generate the LCD driving high voltage. The voltage doubler generate about twofold voltage from the Voltage input voltage (9.7V typ at lout=1mA and Volt=5V). In order to generate LCD display driving waveform, the NJU6425 required external bleeder resistance. The bleeder resistance must be changed according to the duty ratio as shown below.

	Duty Ratio	1/32	1/16
-	Bias	1/6.7	1/5
	V 1	VDD-1/6.7VLCD	VDD-1/5VLCD
Power	V2	VDD-2/6.7VLCD	VDD-2/5VLCD
Supply	V3	VDD-4.7/6.7VLCD	VDD-3/5VLCD
	V4	VDD-5.7/6.7VLCD	VDD-4/5VLCD
	V5	VDD-VLCD	VDD-VLCD

LCD Driv	ing Voltage	vs.	Duty	Ratio
----------	-------------	-----	------	-------



(a) 1/5 bias (1/16 Duty) (b) 1/6.7 bias (1/32 Duty) (Internal Voltage Doubler No-use example) (Internal Voltage Doubler using example) LCD Driving Voltage Supply Examples


# JRC

#### (4-2) Relation between oscillation frequency and LCD frame frequency.

As the NJU6425 incorporate oscillation capacitor and resistance for CR oscillation, 290kHz oscillation is available without any external components.


LCD frame frequency example mentioned below is based on 290kHz oscillation (1 clock=3.45us).


(a) 1/32 duty



1 frame = 3.45(us) x 120 x 32 = 13,248(us) = 13.248(ms) Frame frequency = 1/13.248(ms) = 75.5(Hz)

(b) 1/16 duty





#### (5) Interface with MPU

JRC


NJU6425 can be interfaced with both of 4/8 bit MPU and the two-time 4-bit or one-time 8-bit data transfer is available.

#### (5-1) 4-bit MPU interface

When the interface length is 4-bit, the data transfer is performed by 4 lines connected to  $DB_4$  to  $DB_7$  ( $DB_0$  to  $DB_3$  are not used). The data transfer with the MPU is completed by the two-time 4-bit data transfer.


The data transfer is executed in the sequence of upper 4-bit (the data  $DB_4$  to  $DB_7$  at 8-bit length) and lower 4-bit (the data  $DB_0$  to  $DB_3$  at 8-bit length).

The busy flag check must be executed after two-time 4-bit data transfer (1 instruction execution). In this case the data of busy flag and address counter are also output twice.





# (5-2) 8-bit MPU interface





■ ABSOLUTE MAXIMUM RATINGS

( Ta=25℃ )

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	VDD	- 0.3 ~ + 7.0	٧
Supply Voltage (2)	V1~V5	VDD- 13.5~ VDD+0.3	٧
Input Voltage	۷in	$-0.3 \sim V_{DD}+0.3$	V
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as Vss = 0 V

Note 3) The relation : VDD≧VCI>V50UT , VDD>Vss≧V50UT, Vss=OV must be maintained. Turn on VDD then VCI or same time is required, otherwise latch-up will occur.

Note 4) Decoupling capacitor should be connected between Vci and VSS due to the stabilized operation for the voltage Doubler.

ELECTRICAL CHARACTERISTICS

(  $V_{DD}=5V\pm10\%$ ,  $V_{SS}=0V$ , Ta=-20 ~ +75°C )

										_		
PARANETER		SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT				
Operating	Dperating Voltage		Vdd			4.5	5.0	5.5	٧			
		1	Vтнı	All Input and Input/Output Terminals except OSC1		2.3		Vdd				
Lunut Valtaria		'	VILI	Terminal				0.8	۷	5		
Input Voltage Output Voltage Driver On-resist.( Driver On-resist.( Input Leakage Curr Pull-up Resist Cur Operating Current Voltage Voltage	2	V1H2 V1L2	Only OSC: Ter	minal	VDD-1		VDD 1.0					
1			V0H1	Input/Output	-1он=0.205mA	2.4						
			Vol 1	Terminals	lor=1.6mA			0.4	l v			
Output Vo	Output voltage 2		utput Voltage	0	<b>V</b> он2	Output	-1он=0.04mA	0.9V <sub>DD</sub>				
		2	Vol2	Terminals	lo1=0.04mA			0.1VDD				
Driver On-resist.(COM)		Rсом	±1₀=0.05mA(A			20	kΩ	6				
Driver On	-resis	t.(SEG)	Rseg	±1⊳=0.05mA(A	±l <sub>D</sub> =0.05mA(All seg.term.)			30	N 32			
Input Lea	kage C	urrent	L1	$V_{IN}=0 \sim V_{DD}$		- 1		1	uA	7		
Pull-up R	esist	Current	<b>- </b> P	VDD=5V, RS, R/W, DB		50	125	250	un .			
Operating	Curre	nt	DD	VDD=5V, Internal CR Osc.			0.6	1.0	mA	8		
	Outpu	t	Vsout	lour=5mA, Ta=	25°C	-2.8	-3.9		v	9		
Voltago		Vol tage	13000	lour=1mA, Ta=	25°C	-4.5	-4.7		ļ			
Doubler	Conve Eff	rsion iciency Rate	Vef	R⊾=∞		95	99.9		%			
Doublet	Input	Voltage	Vci			2.5		5.5	٠V			
Oscillation Frequency		fosc	V¤¤=5V, Ta=25℃		190	290	350	kHz	10			
LCD Drivi			VLCD	VDD - V5	1/5 Bias 1/6.7 Bias	VDD- 3.0		V <sub>DD</sub> - 13.5	٧	11		



#### Input/Output Terminal Structure Input Terminal Structure PMOS HVDD VDD VDD VDD VBD PHOS PHOS PMOS NHOS NMOS NMOS YDD ENABLE PMOS < NMOS DATA $\frac{1}{2}$

Note 5) Input/Output structure except LCD driver are shown below:


E Terminal

RS,R/W Terminals

DBO to DB7 Terminals

- Note 6) R<sub>COM</sub> and R<sub>SEG</sub> are the resistance values between power supply terminals(V<sub>DD</sub>, V<sub>5OUT</sub>) and each common terminal (COM<sub>1</sub> to COM<sub>24</sub>), and supply voltage (V<sub>DD</sub>, V<sub>5OUT</sub>) and each segment terminal(SEG<sub>1</sub> to SEG<sub>50</sub>) respectively, and measured when the current ld is flown on every common and segment terminals at a same time.
- Note 7) Except pull-up resistance current and output driver current.
- Note 8) Except Input/output current.
  - If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L".


•Operating Current Measuring Circuit



NJU6425




#### Note 9) Voltage Doubler Characteristics Measuring Circuit.



\*Voltage Doubler Internal Clock Frequency = 10~5kHz

#### Note 10) Oscillation Frequency vs. Operating Voltage.



Note 11) Apply to the output voltage from each COM and SEG are less than  $\pm 0.15$ V against the LCD driving constant voltage(V<sub>DD</sub>, V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, V<sub>4</sub>, V<sub>5</sub>) at no load condition.



• Bus timing characteristics (V\_DD = 5.0V $\pm$ 10%, VSS = 0V, Ta = -20 ~ +75°C)

Write operation sequence ( Write from MPU to NJU6425 )

PARAMETER	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time	tcyce	500			
Enable Pulse Width "High"	level Pwen	220			
Enable Rise Time, Fall Time	e ter, te	f	20	fig.1	
Set up Time RS, R/W	l, E tas	40			ns
Address Hold Time	tah	10			
Data Set up Time	tosw	60		-	
Data Hold Time	tн	10			

Timing Characteristics (Write operation)




fig. 1 The timing characteristics of the bus write operating sequence. (Write from MPU to NJU6425)

PARAMETE	R	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		tevee	500			
Enable Pulse Width "	High" level	Pweh	220			
Enable Rise Time, Fal	l Time	ter, ter		20		
Set up Time R	S, R/W, E	tas	40		fig.2	ns
Address Hold Time		tлн	10			
Data Delay Time	ta Delay Time			120	_	1
Data Hold Time		todh	20			

Read operation sequence ( Read from NJU6425 to MPU )

Load Condition of DBo to DB7 : CL=100pF



Timing Characteristics (Read operation)





fig. 2 The timing characteristics of the bus read operating sequence. (Read from NJU6425 to MPU)

• Power Supply Condition when using the internal initialization circuit  $(V_{DD} = 5.0V \pm 10\%, V_{SS} = 0V, Ta = -20 \sim +75\%)$ 

PARAMETER	SYMBOL	MIN	ТҮР	MAX	CONDITION	UNIT
Power Supply Rise Time	tree	0.1		10		ma
Power Supply OFF Time	toff	1				ms



0.1ms<trDD<10ms

torr≧ims


Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case it must initialize by instruction. (Refer to initialization by the instruction)



5

#### LCD DRIVING WAVEFORM

1/16 Duty Driving




NJU6425

5

JRC


#### LCD DRIVING WAVEFORM

1/32 Duty Driving






#### APPLICATION CIRCUITS 1



LCD PANEL (10-character 2 -line)

(a) 5 x 7 dots, 10-character 2-line example (1/5 Bias, 1/16 Duty)




LCD PANEL (10-character 3 -line)

(b) 5 x 7 dots, 10-character 3-line example (1/6.7 Bias, 1/32 Duty)



NJU6425





 8-bit MPU interface example (Single power supply operation, LCD driving voltage is generated by NUU6425)

MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

- Now Janan Padia Ca Std -