Preliminary UtRAM

K1S32161CC

Document Title

2Mx16 bit Page Mode Uni-Transistor Random Access Memory

Revision History

Revision No. History

0.0 Initial Draft

Draft Date

Remark

July 14, 2003

Preliminary

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.

2M x 16 bit Page Mode Uni-Transistor CMOS RAM

FEATURES

Process Technology: CMOSOrganization: 2M x16 bit

• Power Supply Voltage: 2.7~3.1V

• Three State Outputs

Compatible with Low Power SRAM

• Support 4 page read mode

• Package Type: 48-FBGA-6.00x8.00

GENERAL DESCRIPTION

The K1S32161CC is fabricated by SAMSUNG's advanced CMOS technology using one transistor memory cell. The device support 4 page mode operation, Industrial temperature range and 48 ball Chip Scale Package for user flexibility of system design. The device also supports deep power down mode for low standby current.

PRODUCT FAMILY

		Speed		Power Di	ssipation		
Product Family	Operating Temp.	Vcc Range	Speed (trc)	Standby (Isв1, Max.)	Operating (Icc2, Max.)	PKG Type	
K1S32161CC-I	Industrial(-40~85°C)	2.7~3.1V	70ns	100μΑ	40mA	48-FBGA-6.00x8.00	

PIN DESCRIPTION


1 2 3 4 5 6 OE LB A0 CS2 Α Α1 Α2 1/09 UB АЗ Α4 CS₁ I/O1 В I/O11 I/O3 С I/O10 Α5 Α6 1/02 D Vss I/O12 A17 Α7 I/O4 Vcc Vcc I/O13 NC A16 I/O5 Vss Е . I/O15 l/O14 A14 A15 1/06 1/07 I/O16 A19 A12 A13 WE I/O8 G Α9 A10 A11 A20 Н A18 Α8

48-FBGA: Top View(Ball Down)

Name	Function	Name	Function
CS1,CS2	Chip Select Inputs	Vcc	Power
ŌE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A20	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	NC	No Connection ¹⁾

¹⁾ Reserved for future use

FUNCTIONAL BLOCK DIAGRAM




SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

K1S32161CC

POWER UP SEQUENCE

- 1. Apply power.
- 2. Maintain stable power(Vcc min.=2.7V) for a minimum 200µs with $\overline{\text{CS}}1$ =high.or CS2=low.


TIMING WAVEFORM OF POWER UP(1) (CS1 controlled)



POWER UP(1)

1. After Vcc reaches Vcc(Min.), wait 200 μ s with $\overline{CS}1$ high. Then the device gets into the normal operation.

TIMING WAVEFORM OF POWER UP(2) (CS2 controlled)



POWER UP(2)

1. After Vcc reaches Vcc(Min.), wait 200 μ s with CS2 low. Then the device gets into the normal operation.

FUNCTIONAL DESCRIPTION

CS ₁	CS2	OE	WE	LB	UB	I/O1~8	I/O9~16	Mode	Power
Н	X ¹⁾	High-Z	High-Z	Deselected	Standby				
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	L	L	Din	Din	Word Write	Active

^{1.} X means don't care.(Must be low or high state)

ABSOLUTE MAXIMUM RATINGS(1)

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.2 to Vcc+0.3V	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.6V	V
Power Dissipation	Po	1.0	W
Storage temperature	Tstg	-65 to 150	°C
Operating Temperature	TA	-40 to 85	°C

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 second may affect reliability.



PRODUCT LIST

Industrial Temperature Product(-40~85°C)				
Part Name Function				
K1S32161CC-FI70	48-FBGA, 70ns, 2.9V			

RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	2.9	3.1	V
Ground	Vss	0	0	0	V
Input high voltage	ViH	2.2	-	Vcc+0.3 ²⁾	V
Input low voltage	VIL	-0.2 ³⁾	-	0.6	V

^{1.} Ta=-40 to 85° C, otherwise specified.

CAPACITANCE¹⁾(f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ ¹⁾	Max	Unit
Input leakage current	ILI	VIN=Vss to Vcc	-1	-	1	μΑ
Output leakage current	ILO	CS=VIH, ZZ=VIH, OE=VIH or WE=VIL, VIO=Vss to Vcc	-1	-	1	μΑ
Average operating current	ICC1	Cycle time=1μs, 100% duty, lio=0mA, CS≤0.2V, ZZ≥Vcc-0.2V, Vin≤0.2V or Vin≥Vcc-0.2V	-	-	7	mA
Average operating current	ICC2	Cycle time=tRC+3tPC, Iio=0mA, 100% duty, $\overline{\text{CS}}$ =VIL, $\overline{\text{ZZ}}$ =VIH, VIN=VIL or VIH	-		40	mA
Output low voltage	Vol	IoL=2.1mA	1	-	0.4	٧
Output high voltage	Vон	IOH=-1.0mA	2.4	-	ı	V
Standby Current(CMOS)	ISB1 ²⁾	CS≥Vcc-0.2V, ZZ≥Vcc-0.2V, Other inputs=Vss to Vcc	-	-	100	μΑ

^{1.} Typical values are tested at Vcc=2.9V, Ta=25°C and not guaranteed.

^{2.} Overshoot: Vcc+1.0V in case of pulse width ≤20ns.

^{3.} Undershoot: -1.0V in case of pulse width ≤20ns.

^{4.} Overshoot and undershoot are sampled, not 100% tested.


K1S32161CC

AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Test Input/Output Reference)

Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage: 1.5V

Output load: CL=50pF




AC CHARACTERISTICS(Vcc=2.7~3.1V, TA=-40 to 85°C)

			Spee	ed Bin		
	Parameter List	Symbol	70	ns¹)	Units	
			Min	Max		
	Read Cycle Time	trc	70	-	ns	
	Address Access Time	taa	-	70	ns	
	Chip Select to Output	tco	-	70	ns	
	Output Enable to Valid Output	toe	-	35	ns	
	UB, LB Access Time	tва	-	70	ns	
	Chip Select to Low-Z Output	tLZ	10	-	ns	
Read	UB, LB Enable to Low-Z Output	tBLZ	10	-	ns	
Neau	Output Enable to Low-Z Output	toLZ	5	-	ns	
	Chip Disable to High-Z Output	tHZ	0	25	ns	
	UB, LB Disable to High-Z Output	tвнz	0	25	ns	
	Output Disable to High-Z Output	tonz	0	25	ns	
	Output Hold from Address Change	tон	5	-	ns	
	Page Cycle	tpc	25	-	ns	
	Page Access Time	tpa	-	20	ns	
	Write Cycle Time	twc	70	-	ns	
	Chip Select to End of Write	tcw	60	-	ns	
	Address Set-up Time	tas	0	-	ns	
	Address Valid to End of Write	taw	60	-	ns	
	UB, LB Valid to End of Write	tвw	60	-	ns	
Write	Write Pulse Width	twp	55 ¹⁾	-	ns	
	Write Recovery Time	twr	0	-	ns	
	Write to Output High-Z	twnz	0	25	ns	
	Data to Write Time Overlap	tow	30	-	ns	
	Data Hold from Write Time	tDH	0	-	ns	
	End Write to Output Low-Z	tow	5	-	ns	


^{1.} tWP(min) =70ns for continuous write operation over 50 times.

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE(1)(Address Controlled, CS=OE=VIL, WE=VIH, UB or/and LB=VIL)



TIMING WAVEFORM OF READ CYCLE(2)(WE=VIH)



TIMING WAVEFORM OF PAGE CYCLE(READ ONLY)




(READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.
- 3. tOE(max) is met only when \overline{OE} becomes enabled after tAA(max).
- 4. If invalid address signals shorter than min. tRC are continuously repeated for over 4us, the device needs a normal read timing(tRC) or needs to sustain standby state for min. tRC at least once in every 4us.




TIMING WAVEFORM OF WRITE CYCLE(1) ($\overline{\text{WE}}$ Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low CS1 and low WE. A write begins when CS1 goes low and WE goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when $\overline{\text{CS1}}$ goes high and $\overline{\text{WE}}$ goes high. The twp is measured from the beginning of write to the end of write.
- tcw is measured from the CS1 going low to the end of write.
 tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change. twn is applied in case a write ends with $\overline{CS}1$ or \overline{WE} going high.





Preliminary UtRAM

PACKAGE DIMENSION


Unit: millimeters

48 BALL FINE PITCH BGA(0.75mm ball pitch)






Side View



	Min	Тур	Max
Α	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	7.90	8.00	8.10
C1	-	5.25	-
D	0.40	0.45	0.50
Е	-	0.90	1.00
E1	-	0.55	-
E2	0.30	0.35	0.40
Υ	-	-	0.08

Detail A



Notes.

- 1. Bump counts: 48(8 row x 6 column)
- 2. Bump pitch : $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are ± 0.050 unless specified beside figures.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)

