K6R1008C1A-C, K6R1008C1A-I   CMOS SRAM

Document Title

**128Kx8 High Speed Static RAM(5V Operating), Revolutionary Pin out.
Operated at Commercial and Industrial Temperature Ranges.**

Revision History

Rev. No.	History	Draft Data	Remark
Rev. 0.0	Initial release with Preliminary.	Apr. 22th, 1995	Preliminary
Rev. 1.0	Release to final Data Sheet. 1.1. Delete Preliminary	Feb. 29th, 1996	Final
Rev. 2.0	Update D.C parameters. 2.1. Update D.C parameters	Jul. 16th, 1996	Final

ITEMS	Previous spec. (12/15/17/20ns part)	Updated spec. (12/15/17/20ns part)
I_{CC}	200/190/180/170mA	170/165/165/160mA
I_{SB}	30mA	25mA
I_{SB1}	10mA	8mA

Rev. No.	History	Draft Data	Remark

Rev. 3.0	Add Industrial Temperature Range parts and 300mil-SOJ PKG.
	3.1. Add 32-Pin 300mil-SOJ Package.
	3.2. Add Industrial Temperature Range parts with the same parameters as Commercial Temperature Range parts.
	   3.2.1. Add K6R1008C1A parts for Industrial Temperature Range.
	   3.2.2. Add ordering information.
	   3.2.3. Add the condition for operating at Industrial Temp. Range.
	3.3. Add the test condition for V_{OH1} with $V_{CC}=5V\pm5\%$ at 25°C
	3.4. Add timing diagram to define t_{WP} as ″(**Timing Wave Form of Write Cycle(CS=Controlled)**″
		Jun. 2nd, 1997	Final

Rev. 4.0	4.1. Delete 17ns Part	Feb. 25th, 1998	Final

K6R1008C1A-C, K6R1008C1A-I

CMOS SRAM

128K x 8 Bit High-Speed CMOS Static RAM

FEATURES

• Fast Access Time 12, 15, 20ns(Max.)
• Low Power Dissipation
  Standby (TTL)   : 25mA(Max.)
            (CMOS) :   8mA(Max.)
  Operating K6R1008C1A-12 : 170mA(Max.)
            K6R1008C1A-15 : 165mA(Max.)
            K6R1008C1A-20 : 160mA(Max.)
• Single 5.0V±10% Power Supply
• TTL Compatible Inputs and Outputs
• I/O Compatible with 3.3V Device
• Fully Static Operation
  - No Clock or Refresh required
• Three State Outputs
• Center Power/Ground Pin Configuration
• Standard Pin Configuration
            K6R1008C1A-J : 32-SOJ-400
   K6R1008C1A-T: 32-TSOP2-400CF

GENERAL DESCRIPTION

The K6R1008C1A is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The K6R1008C1A uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1008C1A is packaged in a 400mil 32-pin plastic SOJ or TSOP2 forward.

ORDERING INFORMATION

K6R1008C1A-C12/C15/C20	Commercial Temp.
K6R1008C1A-I12/I15/I20	Industrial Temp.

PIN CONFIGURATION (Top View)

FUNCTIONAL BLOCK DIAGRAM

PIN FUNCTION

Pin Name	Pin Function
A_0 - A_{16}	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
$I/O_1 \sim I/O_8$	Data Inputs/Outputs
V_{CC}	Power(+5.0V)
V_{SS}	Ground

ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}		V_{IN}, V_{OUT}	-0.5 to 7.0	V
Voltage on V_{CC} Supply Relative to V_{SS}		V_{CC}	-0.5 to 7.0	V
Power Dissipation		P_D	1.0	W
Storage Temperature		T_{STG}	-65 to 150	°C
Operating Temperature	Commercial	T_A	0 to 70	°C
	Industrial	T_A	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Ground	V_{SS}	0	0	0	V
Input High Voltage	V_{IH}	2.2	-	V_{CC} + 0.5***	V
Input Low Voltage	V_{IL}	-0.5**	-	0.8	V

*   The above parameters are also guaranteed at industrial temperature range.
** V_{IL}(Min) = -2.0V a.c(Pulse Width ≤ 10ns) for I ≤ 20mA.
*** V_{IH}(Max) = V_{CC} + 2.0V a.c (Pulse Width ≤ 10ns) for I ≤ 20mA.

DC AND OPERATING CHARACTERISTICS*(T_A=0 to 70°C, V_{CC}=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	I_{LI}	V_{IN}=V_{SS} to V_{CC}		-2	2	µA
Output Leakage Current	I_{LO}	$\overline{CS}$=V_{IH} or $\overline{OE}$=V_{IH} or $\overline{WE}$=V_{IL} V_{OUT}=V_{SS} to V_{CC}		-2	2	µA
Operating Current	I_{CC}	Min. Cycle, 100% Duty $\overline{CS}$=V_{IL}, V_{IN}=V_{IH} or V_{IL}, I_{OUT}=0mA	12ns	-	170	mA
			15ns	-	165	
			20ns	-	160	
Standby Current	I_{SB}	Min. Cycle, $\overline{CS}$=V_{IH}		-	25	mA
	I_{SB1}	f=0MHz, $\overline{CS}$ ≥V_{CC}-0.2V, V_{IN}≥V_{CC}-0.2V or V_{IN}≤0.2V		-	8	mA
Output Low Voltage Level	V_{OL}	I_{OL}=8mA		-	0.4	V
Output High Voltage Level	V_{OH}	I_{OH}=-4mA		2.4	-	V
	V_{OH1}**	I_{OH1}=-0.1mA		-	3.95	V

* The above parameters are also guaranteed at industrial temperature range.
** V_{CC}=5.0V±5%, Temp.=25°C

CAPACITANCE*(T_A=25°C, f=1.0MHz)

| Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}$=0V	-	8	pF
Input Capacitance	C_{IN}	V_{IN}=0V	-	6	pF

* Capacitance is sampled and not 100% tested.

SAMSUNG

AC CHARACTERISTICS(T_A=0 to 70°C, V_{CC}=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS*

| Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

* The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Output Loads(B)
for t_{HZ}, t_{LZ}, t_{WHZ}, t_{OW}, t_{OLZ} & t_{OHZ}

* Including Scope and Jig Capacitance

READ CYCLE*

Parameter	Symbol	K6R1008C1A-12		K6R1008C1A-15		K6R1008C1A-20		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	12	-	15	-	20	-	ns
Address Access Time	t_{AA}	-	12	-	15	-	20	ns
Chip Select to Output	t_{CO}	-	12	-	15	-	20	ns
Output Enable to Valid Output	t_{OE}	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	t_{LZ}	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t_{OLZ}	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t_{HZ}	0	6	0	7	0	9	ns
Output Disable to High-Z Output	t_{OHZ}	0	6	0	7	0	9	ns
Output Hold from Address Change	t_{OH}	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	t_{PU}	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	t_{PD}	-	12	-	15	-	20	ns

* The above parameters are also guaranteed at industrial temperature range.

WRITE CYCLE*

| Parameter	Symbol	K6R1008C1A-12		K6R1008C1A-15		K6R1008C1A-20		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{WC}	12	-	15	-	20	-	ns
Chip Select to End of Write	t_{CW}	8	-	10	-	12	-	ns
Address Set-up Time	t_{AS}	0	-	0	-	0	-	ns
Address Valid to End of Write	t_{AW}	8	-	10	-	12	-	ns
Write Pulse Width($\overline{OE}$ High)	t_{WP}	8	-	10	-	12	-	ns
Write Pulse Width($\overline{OE}$ Low)	t_{WP1}	12	-	15	-	20	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	0	-	ns
Write to Output High-Z	t_{WHZ}	0	6	0	7	0	9	ns
Data to Write Time Overlap	t_{DW}	6	-	7	-	9	-	ns
Data Hold from Write Time	t_{DH}	0	-	0	-	0	-	ns
End Write to Output Low-Z	t_{OW}	3	-	3	-	3	-	ns

* The above parameters are also guaranteed at industrial temperature range.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)


### TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)

NOTES(READ CYCLE)

1. $\overline{WE}$ is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, t_{HZ}(Max.) is less than t_{LZ}(Min.) both for a given device and from device to device.
5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $\overline{CS}$=$V_{IL.}$
7. Address valid prior to coincident with $\overline{CS}$ transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) ($\overline{OE}$= Clock)

TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{OE}$=Low Fixed)

TIMING WAVEFORM OF WRITE CYCLE(3) ($\overline{CS}$ = Controlled)

NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition $\overline{CS}$ going low and $\overline{WE}$ going low
   A write ends at the earliest transition $\overline{CS}$ going high or $\overline{WE}$ going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of $\overline{CS}$ going low to end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as $\overline{CS}$ or $\overline{WE}$ going high.
6. If $\overline{OE}$, $\overline{CS}$ and $\overline{WE}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10. When $\overline{CS}$ is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	Supply Current
H	X	X*	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

* X means Don't Care.

PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400

32-TSOP2-400CF

SAMSUNG