K6R1008C1B-C, K6R1008C1B-I


CMOS SRAM

Document Title

128Kx8 Bit High Speed Static RAM(5V Operating), Revolutionary Pin out. Operated at Commercial and Industrial Temperature Ranges.

Revision History

RevNo.	<u>History</u>			Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with Des	sign Target.		Apr. 1st, 1997	Design Target
Rev.1.0	Release to Preliminary 1.1. Replace Design T		Jun. 1st, 1997	Preliminary	
Rev.2.0	Release to Final Data 2.1. Delete Preliminary 2.2. Delete 32-SOJ-30 2.3. Delete L-version.	<i>1</i> .		Feb. 25th, 1998	Final
		ntion Characteristics and			
	2.5. Add Capacitive loa 2.6. Change D.C chara Items Icc ISB	ad of the test environmer acteristics. Previous spec. (8/10/12ns part) 160/150/140mA 30mA	Changed spec. (8/10/12ns part) 160/155/150mA 50mA		





128K x 8 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 8,10,12ns(Max.)
- Low Power Dissipation

Standby (TTL) : 50mA(Max.) (CMOS) : 10mA(Max.)

Operating K6R1008C1B-8 : 160mA(Max.)

K6R1008C1B-10: 155mA(Max.) K6R1008C1B-12: 150mA(Max.)

- Single 5.0V ±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- · Standard Pin Configuration

K6R1008C1B-J: 32-SOJ-400 K6R1008C1B-T: 32-TSOP2-400CF


GENERAL DESCRIPTION

The K6R1008C1B is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The K6R1008C1B uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1008C1B is packaged in a 400mil 32-pin plastic SOJ or TSOP2 forward.

ORDERING INFORMATION

K6R1008C1B-C8/C10/C12	Commercial Temp.
K6R1008C1B-I8/I10/I12	Industrial Temp.


PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A16	Address Inputs
WE	Write Enable
CS	Chip Select
ŌE	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Paran	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative	e to Vss	VIN, VOUT	-0.5 to 7.0	V
Voltage on Vcc Supply Rela	ative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.2	-	Vcc + 0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

^{*} The above parameters are also guaranteed at industrial temperature range.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	VIN = Vss to Vcc	-2	2	μΑ	
Output Leakage Current	lLO	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc	-2	2	μΑ	
Operating Current	Icc	Min. Cycle, 100% Duty	8ns	-	160	mA
		CS=VIL, VIN=VIH or VIL, 10ns		-	155	
		1001-0111/1	12ns	-	150	
Standby Current	IsB	Min. Cycle, CS=Vін		-	50	mA
	ISB1	f=0MHz, CS ≥Vcc-0.2V, Vın≥Vcc-0.2V or Vın≤0.2V		-	10	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	Ioн=-4mA		2.4	-	V
	VOH1**	Iон1=-0.1mA		-	3.95	V

^{*} The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

^{*} Capacitance is sampled and not 100% tested.



^{**} $V_{IL}(Min) = -2.0V \text{ a.c}(Pulse Width } \le 6ns) \text{ for } I \le 20mA.$

^{***} VIH(Max) = Vcc + 2.0V a.c (Pulse Width \leq 6ns) for I \leq 20mA.

^{**} Vcc=5.0V±5%, Temp.=25°C.


AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

^{*} The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



READ CYCLE*

Parameter	Cumbal	K6R1008C1B-8		K6R1008C1B-10		K6R1008C1B-12		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	8	-	10	-	12	-	ns
Address Access Time	tAA	-	8	-	10	-	12	ns
Chip Select to Output	tco	-	8	-	10	-	12	ns
Output Enable to Valid Output	toe	-	4	-	5	-	6	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	0	6	ns
Output Disable to High-Z Output	tonz	0	4	0	5	0	6	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	8	-	10	-	12	ns

^{*} The above parameters are also guaranteed at industrial temperature range.

^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


WRITE CYCLE*

Damamatan	Comple of	K6R1008C1B-8		K6R1008C1B-10		K6R1008C1B-12		l laste
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	8	-	10	-	12	-	ns
Chip Select to End of Write	tcw	6	-	7	-	8	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	6	-	7	-	8	-	ns
Write Pulse Width (OE High)	twp	6	-	7	-	8	-	ns
Write Pulse Width (OE Low)	twP1	8	-	10	-	12	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	4	0	5	0	6	ns
Data to Write Time Overlap	tow	4	-	5	-	6	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


^{*} The above parameters are also guaranteed at industrial temperature range.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)




TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOH levels
- 4. At any given temperature and voltage condition, thz(Max) is less than thz(Min) both for a given device and from device to device
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=VIL.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE = Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. two is measured from the beginning of write to the end of write
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When $\overline{\text{CS}}$ is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
Н	X	X*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	Icc
L	L	Х	Write	DIN	Icc


^{*} X means Don't Care.



PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400



32-TSOP2-400CF

