



Obsolescence Notice

This product is obsolete.

This information is available for your convenience only.

For more information on Zarlink's obsolete products and replacement product lists, please visit http://products.zarlink.com/obsolete_products/

The KESTX01 is a single chip ASK (Amplitude Shift Key) transmitter IC. It is designed to operate in a variety of low power radio applications including keyless entry, general domestic and industrial remote control, RF tagging and local paging systems.

The transmitter offers a high level of integration and performance, which enables the harmonic rejection and fundamental power requirements of the ESTI 300 220, and other governing bodies, to be met.

The basic architecture utilises a crystal reference oscillator, an integrated frequency multiplying PLL and a power output stage. The design is centred around the popular 433.92MHz operating frequency and particular emphasis has been placed on low current drain, including a power-down feature which greatly increases battery life.

FEATURES

- Low supply Current
- Power down feature
- Adjustable output power level
- Low external part count
- Fully integrated VCO, PLL and Power Amplifier




Figure.1 Pin connections - top view

ABSOLUTE MAXIMUM RATINGS

Junction temperature	-55 to +150°C
Storage temperature	-55 to +150°C
Supply voltage	V_{EE} -0.5 to +8.0V
Voltage on any pin	V_{EE} -0.5 to V_{CC} +0.5V

Notes:

1. The voltage on pin OUT and OUTB (open collector outputs) can support a higher voltage than this (+14V)

ORDERING INFORMATION

KESTX01/IG/MPAD (Tape and Reel)

KESTX01/IG/MPAS (Tubes)




Figure.2 block diagram

KESTX01

ELECTRICAL CHARACTERISTICS Operating conditions

$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 3.5\text{V}$ to 6.5V . These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

Parameter	Symbol	Value			Units	Conditions
		Min	Typ	Max		
Power supply voltage	V_{CC}	3.5		6.5	V	
Ambient temperature	T_a	-40		+85	$^{\circ}\text{C}$	

Electro static discharge 2kV all pins – human body model

ELECTRICAL CHARACTERISTICS D.C.

$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 3.5\text{V}$ to 6.5V . These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

Parameter	Symbol	Value			Units	Condition
		Min	Typ	Max		
Supply current stand by mode	I_{CC1}			0.7	μA	$V_{TXEN} = 0\text{V}$; $V_{DATA} = 0\text{V}$; $T_a = 25^{\circ}\text{C}$ $V_{CC} = 7\text{V}$
Supply current PLL enable/transmit space	I_{CC2}	1.6	2.8	4	mA	$I_{mod} = 0\mu\text{A}$; $V_{CC} = V_{TXEN} = 3.5\text{V}$ $V_{DATA} = \text{LOW}$; 434MHz
Supply current PLL enable/transmit mark	I_{CC3}	6.4	8.5	10.1	mA	$I_{mod} = 150\mu\text{A}$; $V_{CC} = V_{TXEN} = 3.5\text{V}$ $V_{DATA} = \text{HIGH}$; 434MHz
Supply current PLL enable/transmit space	I_{CC4}	1.6	3.17	5.0	mA	$I_{mod} = 0\mu\text{A}$; $V_{CC} = V_{TXEN} = 6.5\text{V}$ $V_{DATA} = \text{LOW}$; 434MHz
Supply current PLL enable/transmit mark see note 1	I_{CC5}	6.4	9.8	12.5	mA	$I_{mod} = 150\mu\text{A}$; $V_{CC} = V_{TXEN} = 6.5\text{V}$ $V_{DATA} = \text{HIGH}$; 434MHz
TXEN – transmit enable	V_{en}	3.5		$V_{CC} + 0.2$	V	
TXEN – transmit disable/stand by	V_{dis}	$V_{EE} - 0.2$		0.5	V	
Input bias current TXEN	I_{txen}			150	μA	$TXEN = V_{CC}$ transmit enable
Bias voltage pin PWRC		1.0	1.20	1.5	V	$I_{mod} = 150\mu\text{A}$; $V_{CC} = 3.5\text{V}$
Data pin input logic high	V_{ih}	$0.7V_{CC}$		$V_{CC} + 0.5$	V	
Data pin input logic low	V_{il}	$V_{EE} - 0.5$		$0.3V_{CC}$	V	
Data pin input current – logic low	I_{int}	-100			μA	$V_{CC} = 7\text{V}$ $V_{DATA} = 2.1\text{V}$
Data pin input current – logic high	I_{inh}			+100	μA	$V_{CC} = 7\text{V}$ $V_{DATA} = 4.9\text{V}$

Notes:– 1. The maximum supply current is directly related to I_{mod} and hence the output power level. (Figure 4)

ELECTRICAL CHARACTERISTICS A.C.

$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 3.5\text{V}$ to 6.5V . These characteristics are guaranteed by either production test, characterisation or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

Parameter	Symbol	Value			Units	Conditions
		Min	Typ	Max		
Output current at fundamental, $V_{CC}=3.5\text{V}$	IF75	1.4	2.1	2.8	pk-pk mA	$I_{mod}=75\mu\text{A}$, $F_o=434\text{MHz}$
Output current at Fundamental, $V_{CC} = 3.5\text{V}$	IF150	2.4	3.8	4.9	pk-pk mA	$I_{mod}=150\mu\text{A}$, $F_o=434\text{MHz}$
Output current fundamental $V_{CC} = 6.5\text{V}$	IF150(6V5)	3.0	4.6	5.6	pk-pk mA	$I_{mod}=150\mu\text{A}$, $F_o=434\text{MHz}$
Output level at 2 x fundamental see note 1				-32	dBc	$I_{mod}=150\mu\text{A}$, $F_o=434\text{MHz}$ (1)
Output level at 3 x fundamental and all other spuri see note 1				-11	dBc	$I_{mod}=150\mu\text{A}$, $F_o=434\text{MHz}$ (1)
Phase detector gain	PDG	4.7	8	9.5	$\mu\text{A}/\text{rad}$	$V_{CC} = 3.5\text{V}$
Extinction ratio see note 2	ER	40			dB	
VCO gain	G_{VCO}		110		MHz/V	
TXEN settling time see note 3	Txe		5.0		ms	
Output sidebands due to reference frequency see note 4	SB		-40		dBc	$I_{mod}=150\mu\text{A}$, $F_o=434\text{MHz}$ (1, 4)
30dB rise timeRF envelope of Data pulse	T30R		380		ns	
30dB fall timeRF envelope of Data pulse	T30F		430		ns	
VCO operating frequency		400	434	460	MHz	$V_{CC} = 3.5$

Notes:

1. The spuri are specified relative to the fundamental, measured in a 300KHz resolution bandwidth.
2. Extinction ratio is defined as the ratio of the output power SPACE to output power MARK measured at the output operating frequency.
3. Regulatory issues demand that transmission does not take place until the PLL has acquired lock and the VCO is operating at its final output frequency. This requirement demands that pin TXEN is set high at least Txe ms prior to the transmission of any data. This value is dependent on the PLL loop bandwidth and hence on the value of the external loop filter component values. The specification value above is for the loop filter components shown in the applications diagram (Figure. 6)
4. Sidebands on the output due to the PLL reference are a function of the PLL loop bandwidth and the application. Reducing the closed loop bandwidth of the PLL loop will aid in reducing the level of the PLL reference spuri.

KESTX01

PIN LISTING

Signal	Description
XTAL1	Crystal oscillator
XTAL2	Crystal oscillator
DATA	Input data
TXEN	Transmit enable/stand by
OUT	Power amplifier output/antenna interface
OUTB	Power amplifier output/antenna interface (complementary output)
LF	Phase detector output

Signal	Description
LF1	VCO control input
PWRC	Output power control
VCCPA	Power amplifier positive supply
VEE2	Power amplifier ground
VEE1	PLL ground
VCC	Positive supply
VCOTST	VCO test control input

FUNCTION

When the IC is enabled (TXEN high) a phase locked loop locks the output of the VCO to a multiple of a crystal defined reference input. The output of the VCO operates at the final output frequency and is the input to a power amplifier stage. The power amplifier directly drives the antenna.

Phase locked loop

Dividers

A divide by 64 prescaler is present in the PLL feedback loop. The final output frequency is then $F_o = 64 \times F_{ref}$.

Phase detector

The phase detector used is a phase frequency detector (PFD) with a current (charge pump) output. This phase detector has a triangular characteristic for an input phase error in the range $-2\pi < \theta_e < 2\pi$. The charge pump provides an output current in the range $\pm 50\mu A$ and hence gives a phase detector gain of $(50/2\pi) \mu A/rad$ ($\approx 8\mu A/rad$).

The advantage of the PFD over a pure phase detector is that it is also a frequency discriminator and will always lock the loop irrespective of the initial frequency offset. The PLL loop characteristics such as lock-up time, capture range, loop bandwidth and VCO reference sideband suppression are controlled by the external loop filter.

For certain applications spurious sidebands at the reference frequency must be adequately suppressed and a 3rd order loop is recommended.

VCO

To minimize external component cost, the VCO is fully integrated. The frequency of the VCO is controlled by the voltage on pin LF.

Reference crystal oscillator

A single transistor Collpits crystal oscillator provides a reference clock for the PLL. The oscillator is configured for parallel resonant operation in the fundamental mode (typical operating frequency of 3–7MHz). The crystal is connected between pins XTAL2 and VEE1 with external components as shown in Figure 6.

Alternatively, a reference clock can be provided by an external source connected to pin XTAL2 Figure 7.

Output stage (PA)

The input signal at pin DATA produces amplitude shift key (ASK) modulation of the VCO output. This is achieved by on-off keying of the bias current in the output power amplifier stage. The output of the PA is a balanced output (pin OUT and OUTB) and is current source driven (open collector outputs). The outputs of which should be D.C. referenced to a positive supply voltage (anticipated to be VCC in most applications). The current source outputs can drive a PCB antenna directly (Figure 6) or if a higher output power is required on limited supply headroom via a simple impedance transforming network. A balanced output stage is used as it automatically suppresses the even order harmonics of the fundamental. In order to obtain the benefits of this output stage it is essential to use a balanced antenna.

Power up

In the intended application, it is expected that the transmitter will spend a large proportion of time in “stand by” not transmitting data. To maximise battery life it is important that very little quiescent current is taken in this mode.

The “stand by mode” is selected by setting pin TXEN low and similarly the transmitter is enabled by setting TXEN high. To minimize stand-by current TXEN is used to bias an on-chip npn transistor connected in a common collector configuration (Figure 3 below). This transistor is used to provide the supply to large portions of the IC. Collapsing the supply when TXEN is set low results in a very low stand by current. The voltage on TXEN should not exceed VCC by more than 0.2Volts.

From an application standpoint the TXEN pin must be able to source the bias current for the input transistor and should also be decoupled if possible to prevent high frequency noise directly coupling into the IC power supply. The value of the decoupling capacitors and the drive capability of the TXEN source will affect power up delay. Since TXEN enables the PLL it is therefore essential that it is set high prior to any data transmission and that it remains high during the transmission. Therefore three different power drain modes are possible

- (i) Stand by (TXEN low, DATA low)
- (ii) PLL Mode/Transmit SPACE (TXEN high, DATA low)
- (iii) Transmit MARK (TXEN high, DATA high)




Figure 3 TXEN power-up operation

APPLICATIONS INFORMATION

Power control

The bias current for the power amplifier directly controls the output current (and hence the output power). The bias current is set by the external resistor connected between PWRC and ground. The bias voltage on pin PWRC is nominally 1.20V and hence the modulation current I_{mod} is given by $1.20/R$.

To a first order neither the linearity (harmonic spuri relative to fundamental) nor the amplifier efficiency are affected by I_{mod} . The graph below shows typical simulation results for the amplifier current output with I_{mod} variation.




Figure 4 PWRC power output control

Frequency accuracy

The stability of the output frequency is equal to that of the crystal referenced oscillator and shift in the VCO frequency during data modulation. To operate with a final output accuracy of $\pm 66\text{KHz}$ at 433.92MHz (as required for use with the receiver KESRX01) would require a crystal with a tolerance specification of $\pm 150\text{ppm}$. This tolerance should encompass e.g. initial accuracy, temperature stability and ageing.

Operation at a final output frequency of 433.92MHz requires a crystal specified for operation at 6.78MHz.

Antenna interface

The IC is capable of directly interfacing to a PCB loop antenna as shown in the applications diagram.

Figure 4 is an equivalent circuit for a PCB loop antenna. The inductance of the loop is L_{ant} and this is in series with two resistors. These represent R_r the radiation resistance and R_s the series resistance of the antenna.

The Q of the antenna is defined as $(\omega \cdot L_{ant}) / (R_s + R_r)$ where ω is the resonant frequency (rad/s) of the antenna. At resonance the antenna can be transformed to the equivalent circuit on the right hand side. Here the equivalent parallel resistance R_p is given by

KESTX01

$$R_p = (R_s + R_r)(Q^2 + 1)$$

For example, $L_s=40\text{nH}$, $f_0=433\text{MHz}$, $(R_s+R_r)=2.2\Omega$, $Q=50$, gives an equivalent parallel resistance of $5.4\text{k}\Omega$.

Typically the antenna will be d.c. referenced to V_{CC} as shown in the applications diagram. The maximum voltage swing across the antenna is therefore limited by the RF saturation voltage of the output PA stage. This is of the order of 0.5V and hence the peak to peak voltage across the antenna will be $2 \times (V_{CC} - 0.5\text{V})$ e.g. 9V for $V_{CC}=5\text{V}$. This means that the maximum current that can be driven into the load is 1.7mA (peak-peak at the fundamental) and the external power control resistor should be set accordingly.

If it is necessary to drive more power into the antenna a possible way to accomplish this is to perform an impedance transformation to the antenna.

The antenna also acts as a filter for unwanted, out of band, harmonic spuri. The use of a balanced output suppresses the 2nd harmonic (and other even order harmonics). The 3rd harmonic of the fundamental is not automatically suppressed. However even a Q as low as 10 will reduce the 3rd harmonic by a further 32dB relative to the fundamental.




Figure 5 Loop antenna




Figure 6 Application diagram

Note: The above application diagram is provided to assist the customer in using the IC and no guarantee can be made as to its correctness.

COMPONENT LIST at 433.92MHz

COMPONENTS	FUNCTION	VALUE	UNITS
R1	OUTPUT POWER CONTROL	2.0	kΩ
R2	PLL LOOP FILTER	4.7	kΩ
C1	ANTENNA TUNING	APPLICATION DEPENDENT	pF
L1 and L2	ANTENNA TUNING	APPLICATION DEPENDENT	nH
C2	PLL LOOP FILTER	220	pF
C3	PLL LOOP FILTER	10	nF
X1	PARALLEL RESONANT CRYSTAL	6.78	MHz
C4	CRYSTAL OSCILLATOR	18	pF
C5	CRYSTAL OSCILLATOR	18	pF

Note: The value of C1 is split between two capacitors to aid in balancing the antenna loop reducing the level of the second harmonic

TESTABILITY REQUIREMENTS

This section is a summary of the observability and controllability requirements identified to simplify the production test requirements of the device.

1. Ability to directly drive the XTAL oscillator from the tester (no crystal). The XTAL2 pin allows direct drive of the oscillator with an external clock source as shown in Figure 7. Typically a 200mVpk clock signal is AC coupled to produce differential output on OP and OPb. (C=10nF, R s (Source) <5kΩ)





Figure 7 Direct drive of crystal oscillator

2. Control of the VCO frequency is obtained via the LF1 signal pin. The output of the dividers is tested by measuring the DC current output of the charge pump (with XTAL2 held at V_{CC}).

3. DC operation of the power amplifier is observed by measuring the current through the open collector outputs OUT and OUTB. The VCO input to the power amplifier is disabled with VCOTST tied to V_{CC} and the bias current being measured with DATA tied to V_{CC} . Toggling DATA input will modulate the bias current in the power amplifier.

	Min mm	Max mm	Min inch	Max inch
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	8.55	8.75	0.337	0.344
H	5.80	6.20	0.228	0.244
E	3.80	4.00	0.150	0.157
L	0.40	1.27	0.016	0.050
e	1.27	BSC	0.050	BSC
b	0.33	0.51	0.013	0.020
c	0.19	0.25	0.008	0.010
Ø	0°	8°	0°	8°
h	0.25	0.50	0.010	0.020
Pin Features				
N	14		14	
Conforms to JEDEC MS-012AB Iss. C				



Notes:

1. The chamfer on the body is optional. If not present, a visual index feature, e.g. a dot, must be located within the cross-hatched area.
2. Controlling dimensions are in inches.
3. Dimension D do not include mould flash, protusion or gate burrs. These shall not exceed 0.006" per side.
4. Dimension E1 do not include inter-lead flash or protusion. These shall not exceed 0.010" per side.
5. Dimension b does not include dambar protusion / intrusion. Allowable dambar protusion shall be 0.004" total in excess of b dimension.

© Zarlink Semiconductor 2003 All rights reserved.

ISSUE	6	2	3	4	5
ACN	214220	201937	202596	203707	212430
DATE	7Apr'03	27Feb97	12Jun97	9Dec97	25Mar02
APPRD.					



Previous package codes

MP / S

Package Code DC

Package Outline for
14 lead SOIC
(0.150" Body Width)

GPDD00011



**For more information about all Zarlink products
visit our Web Site at
www.zarlink.com**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE
