查询KM4100供应商

捷多邦,专业PCB打样工厂,24小时加急出货

SEMICONDUCTOR MUNICISE CON

www.fairchildsemi.com

KM4100/KM4101 Low Cost, +2.7V and +5V, 260MHz Rail-to-Rail Amplifiers

Features

260MHz bandwidth


FAIRCHI

- Fully specified at +2.7V and +5V supplies
- Output voltage range: 0.036V to 4.953V; $V_s = +5$; $R_l = 2k\Omega$
- Input voltage range: -0.3V to +3.8V; V_s = +5
- 150V/us slew rate
- 4.2mA supply current
- Power down to $I_s = 127\mu A$ (KM4101)
- ±60mA linear output current
- ±90mA output short circuit current
- Directly replaces AD8051 and LM7131 in single supply applications
- Small package options (SOT-23, SOIC) ____

Applications

- A/D driver
- Active filters
- CCD imaging systems
- CD/DVD ROM
- Coaxial cable drivers
- High capacitive load driver
- Portable/battery-powered applications DZSC.COM
- Twisted pair driver
- Video driver

KM4100/KM4101 Packages






6 +Vs


5

4

DIS

-In






General Description

The KM4100 (single) and KM4101 (single with disable) are low cost, voltage feedback amplifiers. These amplifiers are designed to operate on +2.7V, +5V, or ±2.5V supplies. The input voltage range extends 300mV below the negative rail and 1.2V below the positive rail.

The KM4100 offers superior dynamic performance with a 260MHz small signal bandwidth and 150V/us slew rate. The combination of low power, high output current drive, and rail-to-rail performance make the KM4100 well suited for battery-powered communication/computing systems.

The combination of low cost and high performance make the KM4100 suitable for high volume applications in both consumer and industrial applications such as wireless phones, scanners, and color copiers.



KM4100/KM4101 Electrical Characteristics ($V_s = +2.7V$, G = 2, $R_L = 2k\Omega$ to $V_s/2$; unless noted)

Parameters	Conditions	ТҮР	Min & Max	UNITS	NOTES
Case Temperature		+25°C	+25°C		
Frequency Domain Response -3dB bandwidth full power bandwidth gain bandwidth product		215 85 36 86		MHz MHz MHz MHz	1
Time Domain Response rise and fall time settling time to 0.1% overshoot slew rate	0.2V step 1V step 0.2V step, 2.7V step, G = -1	3.7 40 9 140		ns ns % V/µs	1
Distortion and Noise Response 2nd harmonic distortion 3rd harmonic distortion THD input voltage noise input current noise	1V _{pp} , 5MHz 1V _{pp} , 5MHz 1V _{pp} , 5MHz >1MHz >1MHz	86 85 76 16 1.3		dBc dBc dB nV/√Hz pA/√Hz	1 1 1
DC Performance input offset voltage average drift input bias current average drift input offset current power supply rejection ratio open loop gain quiescent current quiescent current (disabled)	DC	-1.6 10 3 7 0 57 75 3.9 58	±8 ±8 ±1 52 65 5 100	mV μV/°C μA nA/°C μA dB dB mA μA	2 2 2 2 2 2 2 2 2
Input Characteristics input resistance input capacitance input common mode voltage range common mode rejection ratio	DC, V_{cm} = 0V to V _s - 1.5	4.3 1.5 -0.3 to 1.5 87	72	MΩ pF V dB	2
Disable Characteristics (KM4101) turn on time turn off time off isolation	5MHz, R _L = 100Ω	150 25 75		ns ns dB	
Output Characteristics output voltage swing linear output current short circuit output current	$R_{L} = 10k\Omega \text{ to } V_{s}/2$ $R_{L} = 2k\Omega \text{ to } V_{s}/2$ $R_{L} = 150\Omega \text{ to } V_{s}/2$ $-40^{\circ}\text{C to } +85^{\circ}\text{C}$	0.023 to 2.66 0.025 to 2.653 0.065 to 2.55 ±60 ±55 ±90	0.1 to 2.6 0.3 to 2.325	V V MA mA mA	2 2
power supply operating range		2.7	2.5 to 5.5	V NA	

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

NOTES:

1) $R_f = 1k\Omega$ was used used for optimal performance. (For G = +1, $R_f = 0$) 2) 100% tested at +25°C.

Absolute Maximum Ratings

Package Thermal Resistance

supply voltage	0 to +6V	Package	θ_{JA}	
maximum junction temperatur	e +175°C	5 lead SOT23	256°C/W	
storage temperature range	-65°C to +150°C	6 lead SOT23	230°C/W	
lead temperature (10 sec)	+300°C	8 lead SOIC	152°C/W	
operating temperature range (re	commended) -40°C to +85°C			
input voltage range	+V _s +0.5V; -V _s -0.5V			
internal power dissipation	see power derating curves			

KM4100/KM4101 Electrical Characteristics ($V_s = +5V$, G = 2, $R_L = 2k\Omega$ to $V_s/2$; unless noted)

Parameters	Conditions	ТҮР	Min & Max	UNITS	NOTES
Case Temperature		+25°C	+25°C		
Frequency Domain Response -3dB bandwidth full power bandwidth gain bandwidth product		260 90 40 90		MHz MHz MHz MHz	1
Time Domain Response rise and fall time settling time to 0.1% overshoot slew rate	0.2V step 2V step 0.2V step, 5V step, G = -1	3.6 40 7 150		ns ns % V/µs	1
Distortion and Noise Response 2nd harmonic distortion 3rd harmonic distortion THD input voltage noise input current noise	2V _{pp} , 5MHz 2V _{pp} , 5MHz 2V _{pp} , 5MHz >1MHz >1MHz	70 78 68 16 1.3		dBc dBc dB nV/√Hz pA/√Hz	1 1 1
DC Performance input offset voltage average drift input bias current average drift input offset current power supply rejection ratio open loop gain quiescent current quiescent current (disabled)	DC	1.4 10 3 7 0 57 78 4.2 127	±8 ±8 ±0.8 52 68 5.2 170	mV μV/°C μA nA/°C μA dB dB mA μA	2 2 2 2 2 2 2 2 2
Input Characteristics input resistance input capacitance input common mode voltage range common mode rejection ratio	DC, $V_{cm} = 0V$ to $V_s - 1.5$	4.3 1.5 -0.3 to 3.8 87	72	MΩ pF V dB	2
Disable Characteristics (KM4101) turn on time turn off time off isolation	5MHz, R _L = 100Ω	150 25 75		ns ns dB	
Output Characteristics output voltage swing linear output current	$R_{L} = 10k\Omega \text{ to } V_{s}/2$ $R_{L} = 2k\Omega \text{ to } V_{s}/2$ $R_{L} = 150\Omega \text{ to } V_{s}/2$ $-40^{\circ}\text{C to } +85^{\circ}\text{C}$	$\begin{array}{r} 0.027 \text{ to } 4.97 \\ 0.036 \text{ to } 4.953 \\ 0.12 \text{ to } 4.8 \\ \pm 60 \\ \pm 55 \\ + 90 \end{array}$	0.1 to 4.9 0.3 to 4.625	V V MA mA	2 2
short circuit output current power supply operating range		±90 5	2.5 to 5.5	mA V	


Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.


NOTES:

1) R_{f} = 1k Ω was used used for optimal performance. (For G = +1, R_{f} = 0)


2) 100% tested at +25°C.


KM4100/KM4101 Performance Characteristics ($V_s = +5V$, G = 2, $R_f = 2k\Omega$, $R_L = 2k\Omega$ to $V_s/2$; unless noted)







KM4100/KM4101 Performance Characteristics ($V_s = +5V$, G = 2, $R_f = 2k\Omega$, $R_L = 2k\Omega$ to $V_s/2$; unless noted)







KM4100/KM4101 Performance Characteristics ($V_s = +5V$, G = 2, $R_f = 2k\Omega$, $R_L = 2k\Omega$ to $V_s/2$; unless noted)









General Description

The KM4100/KM4101 are single supply, general purpose, voltage-feedback amplifiers fabricated on a complementary bipolar process using a patent pending topology. They feature a rail-to-rail output stage and are unity gain stable. Both gain bandwidth and slew rate are insensitive to temperature.

The common mode input range extends to 300 mV below ground and to 1.2 V below V_s. Exceeding these values will not cause phase reversal. However, if the input voltage exceeds the rails by more than 0.5V, the input ESD devices will begin to conduct. The output will stay at the rail during this overdrive condition.

The design uses a Darlington output stage. The output stage is short circuit protected and offers "soft" saturation protection that improves recovery time.

The typical circuit schematic is shown in Figure 1.




Figure 1: Typical Configuration

At non-inverting gains other than G = +1, keep R_g below $1k\Omega$ to minimize peaking; thus, for optimum response at a gain of +2, a feedback resistor of $1k\Omega$ is recommended. Figure 2 illustrates the KM4100/KM4101 frequency response with both $1k\Omega$ and $2k\Omega$ feedback resistors.

Enable/Disable Function (KM4101)

The KM4101 offers an active-low disable pin that can be used to lower its supply current. Leave the pin floating to enable the part. Pull the disable pin to the negative supply (which is ground in a single supply application) to disable the output. During the disable condition, the nominal supply current will drop to below 127μ A and the output will be at high impedance with about 2pF capacitance.




Figure 2: Frequency Response vs. R_f

Power Dissipation

The maximum internal power dissipation allowed is directly related to the maximum junction temperature. If the maximum junction temperature exceeds 150°C, some reliability degradation will occur. If the maximum junction temperature exceeds 175°C for an extended time, device failure may occur.

The KM4100/KM4101 are short circuit protected. However, this may not guarantee that the maximum junction temperature (+150°C) is not exceeded under all conditions. Follow the maximum power derating curves shown in Figure 3 to ensure proper operation.




Figure 3: Power Derating Curves

Overdrive Recovery

For an amplifier, an overdrive condition occurs when the output and/or input ranges are exceeded. The recovery time varies based on whether the input or output is overdriven and by how much the ranges are exceeded. The KM4100/KM4101 will typically recover in less than 20ns from an overdrive condition. Figure 4 shows the KM4100 in an overdriven condition.




Figure 4: Overdrive Recovery

Driving Capacitive Loads

The Frequency Response vs. C_L plot on page 4, illustrates the response of the KM4100 and KM4101. A small series resistance (R_s) at the output of the amplifier, illustrated in Figure 5, will improve stability and settling performance. R_s values in the Frequency Response vs. C_L plot were chosen to achieve maximum bandwidth with less than 1dB of peaking. For maximum flatness, use a larger R_s .




Figure 5: Typical Topology for driving a capacitive load

Layout Considerations

General layout and supply bypassing play major roles in high frequency performance. Fairchild has evaluation boards to use as a guide for high frequency layout and to aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

■ Include 6.8µF and 0.01µF ceramic capacitors

- Place the 6.8µF capacitor within 0.75 inches of the power pin
- Place the 0.01µF capacitor within 0.1 inches of the power pin
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance
- Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts shown in Figure 7 for more information.

Evaluation Board Information

The following evaluation boards are available to aid in the testing and layout of this device:

Eval Board	Description	Products
KEB002	Single Channel, Dual Supply 5 & 6 lead SOT23	KM4100IT5, KM4101IT6
KEB003	Single Channel, Dual Supply 8 lead SOIC	KM4100IC8, KM4101IC8

Evaluation board schematics and layouts are shown in Figure 6 and Figure 7.

The KEB002 and KEB003 evaluation boards are built for dual supply operation. Follow these steps to use the board in a single supply application:

- 1. Short -V_s to ground
- Use C3 and C4, if the -V_s pin of the KM4100 or KM4101 is not directly connected to the ground plane.




Figure 6: Evaluation Board Schematic (SOIC pinout shown)




Figure 7a: KEB002 (top side)




Figure 7b: KEB002 (bottom side)




Figure 7c: KEB003 (top side)





Figure 7d: KEB003 (bottom side)


KOTA LAYER2


KM4100/KM4101 Package Dimensions

Á2











NOTE:


1. All dimensions are in millimeters.
 Foot length measured reference to flat foot surface parallel to DATUM 'A' and lead surface.

- S Package outline exclusive of mold flash & metal burr.
 Package outline inclusive of mold flash & metal burr.
 Package outline inclusive of solder plating.
 Comply to EIAJ SC74A.
 Package ST 0003 REV A supercedes SOT-D-2005 REV C.

SOT23-6








SYMBOL	MIN	MAX
A	0.90	1.45
A1	0.00	0.15
A2	0.90	1.30
b	0.25	0.50
C	0.09	0.20
D	2.80	3.10
E	2.60	3.00
E1	1.50	1.75
L	0.35	0.55
e	0.95 ref	
e1	1.90 ref	
α	0°	10°

NOTE:


1. All dimensions are in millimeters.
 1. All dimensions are ino


Package outline inclusive of solder plating.
 Comply to EIAJ SC74A.
 Package ST 0004 REV A supercedes SOT-D-2006 REV C.


SOIC



A1]







- NOTE: 1. All dimensions are in millimeters. 2. Lead coplanarity should be 0 to 0.10mm (.004") max. 3. Package surface finishing: (2.1) Top: matte (charmilles #18–30). (2.2) All sides: matte (charmilles #18–30). (2.3) Bottom: smooth or matte (charmilles #18–30). 4. All dimensions excluding mold flashes and end flash from the package body shall not exceed o.152mm (.006) per side(d).

Ordering Information

Model	Part Number	Package	Container	Pack Qty
KM4100	KM4100IC8	SOIC-8	Rail	95
	KM4100IC8TR3	SOIC-8	Reel	2500
	KM4100IT5	SOT23-5	Partial Reel	<3000
	KM4100IT5TR3	SOT23-5	Reel	3000
KM4101	KM4101IC8	SOIC-8	Rail	95
	KM4101IC8TR3	SOIC-8	Reel	2500
	KM4101IT6	SOT23-6	Partial Reel	<3000
	KM4101IT6TR3	SOT23-6	Reel	3000

Temperature range for all parts: -40°C to +85°C

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICES TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.