



KM4212

Dual, 70 μ A, Low Cost, +2.7V & +5V, 7.3MHz Rail-to-Rail Amp

Features


- 70 μ A supply current
- 7.3MHz bandwidth
- Fully specified at +2.7V and +5V supplies
- Output voltage range: 0.04V to 4.96V; $V_S = +5$
- Input voltage range: -0.3V to +3.8V; $V_S = +5$
- 9V/ μ s slew rate
- ± 4 mA linear output current
- ± 9 mA short circuit output current
- 29nV/ $\sqrt{\text{Hz}}$ input voltage noise
- Competes with low power CMOS amps
- Small package options (SOIC-8 and MSOP-8)

Applications


- Portable/battery-powered applications
- A/D buffer
- Active filters
- Signal conditioning
- Portable test instruments

KM4212 Packages

SOIC-8



MSOP-8




General Description

The KM4212 is an ultra-low power, low cost, voltage feedback amplifier. The KM4212 uses only 70 μ A of supply current and is designed to operate on +2.7V, +5V, or ± 2.5 V supplies. The input voltage range extends 300mV below the negative rail and 1.2V below the positive rail.

The KM4212 offers high bipolar performance at a low CMOS price. The KM4212 offers superior dynamic performance with a 7.3MHz small signal bandwidth and 9V/ μ s slew rate. The combination of low power, high bandwidth, and rail-to-rail performance make the KM4212 well suited for battery-powered communication/computing systems.

The KM4112 single amplifier is also available.



KM4212 Electrical Characteristics ($V_S = +2.7V$, $G = 2$, $R_L = 10k\Omega$ to $V_S/2$, $R_f = 10k\Omega$; unless noted)

PARAMETERS	CONDITIONS	TYP	MIN & MAX	UNITS	NOTES
Case Temperature		+25°C	+25°C		
Frequency Domain Response					
-3dB bandwidth	$G = +1$, $V_O = 0.05V_{pp}$	6.5		MHz	1
	$G = +2$, $V_O < 0.2V_{pp}$	3		MHz	
full power bandwidth	$G = -1$, $V_O = 2V_{pp}$	2		MHz	
gain bandwidth product		3.5		MHz	
Time Domain Response					
rise and fall time	0.2V step	55		ns	
settling time to 0.1%	1V step	700		ns	
overshoot	1V step,	7		%	
slew rate	2V step, $G = -1$	7		V/ μ s	
Distortion and Noise Response					
2nd harmonic distortion	$1V_{pp}$, 100kHz	68		dBc	
3rd harmonic distortion	$1V_{pp}$, 100kHz	65		dBc	
THD	$1V_{pp}$, 100kHz	63		dB	
input voltage noise	>10kHz	30		nV/ $\sqrt{Hz}$	
crosstalk	0.01MHz	89		dB	
DC Performance					
input offset voltage	DC	1	± 5	mV	2
average drift		3		$\mu V/^\circ C$	
input bias current		90	250	nA	2
average drift		100		pA/ $^\circ C$	
input offset current		2.1	100	nA	2
power supply rejection ratio		63	58	dB	2
open loop gain		82	65	dB	2
quiescent current		62	95	μA	2
Input Characteristics					
input resistance	DC, $V_{cm} = 0V$ to $V_S - 1.5$	>10		M Ω	2
input capacitance		1.4		pF	
input common mode voltage range		-0.3 to 1.5		V	
common mode rejection ratio		95	68	dB	
Output Characteristics					
output voltage swing	$R_L = 10k\Omega$ to $V_S/2$	0.035 to 2.665	0.15 to 2.55	V	2
	$R_L = 2k\Omega$ to $V_S/2$	0.07 to 2.6		V	
linear output current		± 4		mA	
short circuit output current		± 9		mA	
power supply operating range		2.7	2.5 to 5.5	V	

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

NOTES:

- 1) For $G = +1$, $R_f = 0$.
- 2) 100% tested at +25°C.

Absolute Maximum Ratings

supply voltage	0 to +6V
maximum junction temperature	+175°C
storage temperature range	-65°C to +150°C
lead temperature (10 sec)	+260°C
operating temperature range (recommended)	-40°C to +85°C
input voltage range	+ V_S +0.5V; - V_S -0.5V
internal power dissipation	see power derating curves

Package Thermal Resistance

Package	θ_{JA}
8 lead SOIC	152°C/W
8 lead MSOP	206°C/W

KM4212 Electrical Characteristics ($V_s = +5V$, $G = 2$, $R_L = 10k\Omega$ to $V_s/2$, $R_f = 10k\Omega$; unless noted)









PARAMETERS	CONDITIONS	TYP	MIN & MAX	UNITS	NOTES
Case Temperature		+25°C	+25°C		
Frequency Domain Response					
-3dB bandwidth	$G = +1$, $V_O = 0.05V_{pp}$	7.3		MHz	1
	$G = +2$, $V_O < 0.2V_{pp}$	3.4		MHz	
full power bandwidth	$G = -1$, $V_O = 2V_{pp}$	2.5		MHz	
gain bandwidth product		4		MHz	
Time Domain Response					
rise and fall time	0.2V step	50		ns	
settling time to 0.1%	2V step	600		ns	
overshoot	2V step,	4		%	
slew rate	2V step, $G = -1$	9		V/ μ s	
Distortion and Noise Response					
2nd harmonic distortion	$2V_{pp}$, 100kHz	67		dBc	
3rd harmonic distortion	$2V_{pp}$, 100kHz	60		dBc	
THD	$2V_{pp}$, 100kHz	59		dB	
input voltage noise	>10kHz	29		nV/ $\sqrt{Hz}$	
crosstalk	0.01MHz	89		dB	
DC Performance					
input offset voltage		1		mV	
average drift		8		μ V/ $^{\circ}$ C	
input bias current		90		nA	
average drift		100		pA/ $^{\circ}$ C	
input offset current		1.3		nA	
power supply rejection ratio	DC	63		dB	
open loop gain		76		dB	
quiescent current		70		μ A	
Input Characteristics					
input resistance		>10		M Ω	
input capacitance		1.25		pF	
input common mode voltage range		-0.3 to 3.8		V	
common mode rejection ratio	DC, $V_{cm} = 0V$ to $V_s - 1.5$	97		dB	
Output Characteristics					
output voltage swing	$R_L = 10k\Omega$ to $V_s/2$	0.04 to 4.96		V	
	$R_L = 2k\Omega$ to $V_s/2$	0.09 to 4.9		V	
linear output current		± 4		mA	
short circuit output current		± 9		mA	
power supply operating range		5	2.5 to 5.5	V	







Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

NOTES:

1) For $G = +1$, $R_f = 0$.

KM4212 Performance Characteristics ($V_S = +5V$, $G = 2$, $R_L = 10k\Omega$ to $V_S/2$, $R_f = 10k\Omega$; unless noted)



KM4212 Performance Characteristics ($V_S = +5V$, $G = 2$, $R_L = 10k\Omega$ to $V_S/2$, $R_f = 10k\Omega$; unless noted)

General Description

The KM4212 is a single supply, general purpose, voltage-feedback amplifier fabricated on a complementary bipolar process. The KM4212 offers 7.3MHz unity gain bandwidth, 9V/ μ s slew rate, and only 70 μ A supply current. It features a rail-to-rail output stage and is unity gain stable.

The design utilizes a patent pending topology that provides increased slew rate performance. The common mode input range extends to 300mV below ground and to 1.2V below V_S . Exceeding these values will not cause phase reversal. However, if the input voltage exceeds the rails by more than 0.5V, the input ESD devices will begin to conduct. The output will stay at the rail during this overdrive condition.

The design uses a Darlington output stage. The output stage is short circuit protected and offers "soft" saturation protection that improves recovery time.

The typical circuit schematic is shown in Figure 1.




Figure 1: Typical Configuration

Power Dissipation

The maximum internal power dissipation allowed is directly related to the maximum junction temperature. If the maximum junction temperature exceeds 150°C, some reliability degradation will occur. If the maximum junction temperature exceeds 175°C for an extended time, device failure may occur.

The KM4212 is short circuit protected. However, this may not guarantee that the maximum junction temperature (+150°C) is not exceeded under all conditions. Follow the maximum power derating curves shown in Figure 2 to ensure proper operation.




Figure 2: Power Derating Curves

Overdrive Recovery

For an amplifier, an overdrive condition occurs when the output and/or input ranges are exceeded. The recovery time varies based on whether the input or output is overdriven and by how much the ranges are exceeded. The KM4212 will typically recover in less than 60ns from an overdrive condition. Figure 3 shows the KM4212 in an overdriven condition.




Figure 3: Overdrive Recovery

Driving Capacitive Loads

A small series resistance (R_S) at the output of the amplifier, illustrated in Figure 4, will improve stability and settling performance.




Figure 4: Typical Topology for driving a capacitive load

Layout Considerations

General layout and supply bypassing play major roles in high frequency performance. Fairchild has evaluation boards to use as a guide for high frequency layout and to aid in device testing and characterization. Follow the steps below as a basis for high frequency layout:

- Include 6.8 μ F and 0.01 μ F ceramic capacitors
- Place the 6.8 μ F capacitor within 0.75 inches of the power pin
- Place the 0.01 μ F capacitor within 0.1 inches of the power pin
- Remove the ground plane under and around the part, especially near the input and output pins to reduce parasitic capacitance
- Minimize all trace lengths to reduce series inductances

Refer to the evaluation board layouts shown in Figure 6 for more information.

When evaluating only one channel, complete the following on the unused channel

1. Ground the non-inverting input
2. Short the output to the inverting input

Evaluation Board Information

The following evaluation boards are available to aid in the testing and layout of this device:

Eval Board	Description	Products
KEB006	Dual Channel, Dual Supply 8 lead SOIC	KM4212IC8
KEB010	Dual Channel, Dual Supply 8 lead MSOP	KM4212IM8

Evaluation board schematics and layouts are shown in Figure 5 and Figure 6.

The KEB002 evaluation board is built for dual supply operation. Follow these steps to use the board in a single supply application:

1. Short $-V_s$ to ground
2. Use C3 and C4, if the $-V_s$ pin of the KM4212 is not directly connected to the ground plane.




Figure 5: Evaluation Board Schematic

KOTA LAYER1 SILK

**KOTA MICROCIRCUITS
DUAL CHANNEL
DUAL SUPPLY MSOP-8
KEB010**

Pinout labels: +VS, -VS, C1, C3, OUT2, ROUT2, RG2, IN2, OUT1, ROUT1, RG1, R1-2, R1-1, IN1, GND.


www.kotamicro.com

The diagram shows a 10x10 grid with a central 2x2 area of white squares. The quadrants contain various pieces: large circles, small circles, and small squares. The top-right quadrant is labeled 'KOTA LAYERS'.

Figure 6d: KEB010 (bottom side)

KM4212 Package Dimensions

SOIC




SOIC-8		
SYMBOL	MIN	MAX
A1	0.10	0.25
B	0.36	0.46
C	0.19	0.25
D	4.80	4.98
E	3.81	3.99
e	1.27 BSC	
H	5.80	6.20
h	0.25	0.50
L	0.41	1.27
A	1.52	1.72
	0°	8°
ZD	0.53 ref	
A2	1.37	1.57

NOTE:

1. All dimensions are in millimeters.
2. Lead coplanarity should be 0 to 0.10mm (.004") max.
3. Package surface finishing:
 (2.1) Top: matte (charmillies #18~30).
 (2.2) All sides: matte (charmillies #18~30).
 (2.3) Bottom: smooth or matte (charmillies #18~30).
4. All dimensions excluding mold flashes and end flash from the package body shall not exceed 0.152mm (.006) per side(d).

MSOP



MSOP-8		
SYMBOL	MIN	MAX
A	1.10	—
A1	0.10	±0.05
A2	0.86	±0.08
D	3.00	±0.10
D2	2.95	±0.10
E	4.90	±0.15
E1	3.00	±0.10
E2	2.95	±0.10
E3	0.51	±0.13
E4	0.51	±0.13
R	0.15	+0.15/-0.06
R1	0.15	+0.15/-0.06
t1	0.31	±0.08
t2	0.41	±0.08
b	0.33	+0.07/-0.08
b1	0.30	±0.05
c	0.18	±0.05
c1	0.15	+0.03/-0.02
01	3.0°	±3.0°
02	12.0°	±3.0°
03	12.0°	±3.0°
L	0.55	±0.15
L1	0.95 BSC	—
aaa	0.10	—
bbb	0.08	—
ccc	0.25	—
e	0.65 BSC	—
S	0.525 BSC	—

NOTE:

1. All dimensions are in millimeters (angle in degrees), unless otherwise specified.
- △ Datums $\square B \square$ and $\square C \square$ to be determined at datum plane $\square H \square$.
- △ Dimensions "D" and "E1" are to be determined at datum $\square H \square$.
- △ Dimensions "D2" and "E2" are for top package and dimensions "D" and "E1" are for bottom package.
- △ Cross sections A – A to be determined at 0.13 to 0.25mm from the leadtip.
- △ Dimension "D" and "D2" does not include mold flash, protrusion or gate burrs.
- △ Dimension "E1" and "E2" does not include interlead flash or protrusion.

Ordering Information

Model	Part Number	Package	Container	Pack Qty
KM4212	KM4212IC8	SOIC-8	Rail	95
KM4212	KM4212IC8TR3	SOIC-8	Reel	2500
KM4212	KM4212IM8	MSOP-8	Rail	50
KM4212	KM4212IM8TR3	MSOP-8	Reel	4000

Temperature range for all parts: -40°C to +85°C

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICES TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.