捷多邦,专业PCB打样工厂,24小时加急出货



Surface Mount Capacitive Silicon Absolute Pressure Sensor

Data Sheet

Features

- Digital output
- Serial Peripheral Interface (SPI)
- Offset calibrated
- CMOS compatible surface micromachining
- Diagnostic modes
- SMD housing

TO DOM
WWW.DZSC.
P-DSOF-8-3

KP100

Т <mark>уре</mark>	Marking	Ordering Code	Pressure Range	Package
KP100	see below	Q62705-K348	60 kPa- 130 kPa	P-DSOF-8-3

Marking

Each device is marked with a human readable code on the side of Pins 5 to 8. This code contains the supplier logo, a date code, wafer lot number and an offset code.

Product Description

The KP100 is an absolute pressure sensor with SPI interface for side airbag applications. The basic accuracy including temperature drift is $\pm 5\%$. The KP100 offers some diagnosis features in order to allow a sensor status analysis.





Pin Configuration

(top view)




Figure 1

Pin Definitions and Functions

Pad No.	Symbol	Function
1	CLKS	Input; clock for serial interface
2	CS	Input; chip select, active low
3	DTA_OUT	Output of the serial interface
4	CLK_IN	Input; external clock = 4/8 MHz
5	V_{DD}	5 V power supply terminal
6	DTA_RDY	Data ready signal for serial interface
7	DTA_IN	Input for serial interface
8	V _{SS}	Ground potential








Figure 2 Block Diagram of the KP100



Functional Description

The IC consists of a surface micromachined pressure sensor, a sigma-delta A/D-converter, a digital filter and the SPI-interface. In normal operation, the applied pressure has to be in the range between 60 kPa and 130 kPa and delivers output codes between typ. 7680 and typ. 20190 digits.

Absolute Maximum Ratings

Parameter	Symbol	L	Limit Values				
		min.	typ.	max.	1		
Clock Oscillator		•	1				
Voltage on pin CLK_IN	V_{CLK_IN}	- 0.3	_	V _{DD} +0.3	V		
Current on pin CLK_IN	I _{CKL_IN}	- 100	_	100	μA		
Serial Peripheral Interface (SPI)	·				•		
Input voltage on pins CLKS, CS and DTA_IN	$V_{ m CLKS}$ $V_{ m CS}$ $V_{ m DTA_IN}$	- 0.3	-	V _{DD} +0.3	V		
Current on pins CLKS, CS, DTA_IN	$I_{\rm CLKS} \\ I_{\rm CS} \\ I_{\rm DTA_IN}$	- 1.0	-	1.0	mA		
Temperature				·			
Storage temperature	Ts	- 40	_	90	°C		
Junction temperature	Tj	- 40	-	100	°C		
Pressure		•			•		
Pressure overload	p_{OL}	-	-	200	kPa		

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD Protection

Human Body Model (HBM) tests according to: Standard EIA/JESD22-A114-B HBM (covers MIL STD 883D)

Parameter	Symbol	Limit	Values	Unit	Notes
		min.	max.		
ESD-Protection	V _{ESD}	_	± 2	kV	<i>R</i> = 1.5 kΩ, <i>C</i> = 100 pF



Operating Range

Parameter	Symbol	L	Unit		
		min.	typ.	max.	
Supply voltage	V_{DD}	4.5	5.0	5.5	V
Supply current	I _{DD}	1.0	1.8	2.5	mA
External clock frequency CLK_IN	f_{CLK_IN}	_	4/8	4.2/8.4	MHz
Operating temperature range	T _A	- 40	-	+ 90	°C
Pressure range	R _P	60	_	130	kPa

Electrical Characteristics

Parameter	Symbol	Li	mit Valı	les	Unit
		min.	typ.	max.	
Digital output range	R _Y	0	-	65534	digits
Resolution	_	-	2	_	digits
Output range for a typ. sensitivity (value see below) over specified pressure range (for zero offset, at 25 °C)	Y	7680	_	20190	digits
Offset The offset is written on the package in an encoded Form, called LC (calculation see below)	a LC	- 3000 00	_	6984 TT	digits
Sensitivity (see below: transfer function)	b	-	46	-	digits/ (kPa) ^{1.25}
Exponent of transfer function (see below)	С	_	1.25	_	1
Repeatability		_	16	_	digits
Noise	σ	_	_	14.5	digits
Information rate	f_{L}	-	7.8	_	kHz
Filter cutoff frequency (- 3 dB)	<i>f</i> _з db	-	360	—	Hz
Accuracy over temperature range (-40 °C to 90 °C)	ε	-	± 5%	-	1



*Calculation of the offset a from the LC-code written on the package

The offset of each pressure sensor is individually measured at the Infineon production line. It is written on the sensor package in encoded Form. The so called LC code consists of two signs X and Y. The offset a is calculated from the code using the table and the formula below:

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
0	1	2	3	4	5	6	7	8	9	А	V	С	D	Е	F	G	Н	Κ	L	М	Ρ	R	S	Т

Electrical Characteristics

Parameter	Symbol	Li	mit Val	ues	Unit	
		min.	typ.	max.	1	
Input pin CLK_IN						
Input capacitance	$C_{\rm CKL_{IN}}$	_	_	5	pF	
Input current	I _{CKL_IN}	- 5	_	5	μA	
Input high voltage	V_{HCKL_IN}	3.5	_	_	V	
Input low voltage	$V_{\rm LCKL_IN}$	-	_	1.5	V	
Input hysteresis	VINHYST	150	_	-	mV	
"H" output voltage on pins DTA_OUT, DTA_RDY	V _{OH}	0.8 V _{DD}	_	-	V	
$I_{OH} = -1 \text{ mA}$ "L" output voltage on pins DTA_OUT,			_	0.1 V _{DD}	V	
DTA_RDY						
$I_{OL} = + 1 \text{ mA}$						
"H" input current on pin CLKS	I_{IH}	-	-	50	μA	
"L" input current on pin CLKS	I _{IL}	- 200	_	-	μA	
"H" input current on pin DTA_IN	I _{IH}	_	_	200	μA	
"L" input current on pin DTA_IN	I _{IL}	- 50	_	-	μA	
"H" input current on pin CS	I _{IH}	_	_	50	μA	
"L" input current on pin CS		- 200	_	_	μA	



Electrical Characteristics (cont'd)

Parameter	Symbol	L	Unit			
		min.	typ.	max.	1	
Input voltage HIGH level CLKS, CS, DTA_IN	V _{IH}	4.0	-	-	V	
Input voltage LOW level CLKS, CS, DTA_IN	V _{IL}	-	-	1.0	V	
Input hysteresis on pins CLKS, CS, DTA_IN	$V_{\rm OH} - V_{\rm LH}$	_	0.5	-	V	

SPI Timing Tolerances

Parameter	Symbol	L	Limit Values					
		min.	typ.	max.				
CS lead time	t _{lead}	250	_	-	ns			
CS lag time	t _{lag}	250	-	-	ns			
CLKS "H" pulse width	t _{WH}	880	-	-	ns			
CLKS "L" pulse width	t _{WL}	880	_	-	ns			
DTA_IN setup time at pin DTA_IN	t _{su}	200	-	-	ns			
DTA_IN hold time at pin DTA_IN	t _H	200	_	_	ns			
DTA_OUT output delay time at pin DTA_OUT	t _D	-	-	200	ns			
Clock frequency CLKS	f_{CLKS}	_	_	500	kHz			
Clock cycle time	t _c	2	_	_	μs			
DTA_OUT TRI-STATE [®] delay time	tz	-	_	200	ns			
DTA-RDY Timing		•						
DTA_RDY cycle time	t _{CDR}	-	128	_	μs			
DTA_RDY pulse width	t _{WDR}	-	16	_	μs			
DTA_OUT status valid setup time	t _{SUDO}	-	_	1	μs			
DTA_OUT status valid delay time	t _{DO}	-	_	1	μs			
DTA_RDY fall time	t _{FDR}	-	_	100	ns			
DTA_RDY rise time	t _{RDR}	-	-	200	ns			



Transfer Function

The general relation between output code and pressure is given by the formula

 $Y(p) = a + b \cdot \left[\frac{p}{kPa}\right]^{c}$ [digit]

Interface description

The KP100 digital interface consists of the pins DTA_IN, CLKS, DTA_OUT, CS and DTA_RDY. The interface is active when CS is low.

At the DTA_RDY pin a pulse of approx. 16 µs appears with a frequency of 7.8 kHz. The rising edge of this pulse indicates that the output register has been loaded with a new 16 bit wide data word, where the first bit is a parity bit. The data can then be clocked out by applying a clock signal at CLKS. With every falling edge of CLKS the DTA_OUT is updated, starting with the parity, followed by the LSB. After the 16th falling edge the MSB appears at DTA_OUT and the readout cycle is completed.

Simultaneously data can be loaded into the KP100 via DTA_IN. The data is clocked in with every rising edge at CLKS. Only the three last bits of the input data are relevant. They are used to select the diagnosis modes and to switch between 4 and 8 MHz operation. After completing a read-write cycle the three input bits can be activated by applying a positive pulse at CS of at least 50 μ s.

If for example the diagnosis mode 1 has been choosen the corresponding diagnosis value will appear at DTA_OUT in the next read-write cycle.

For the simplest mode of operation the CS and DTA_IN pins are pulled to ground potential. Then only the pins CLKS, DTA_OUT and DTA_RDY are needed to read the pressure data, since the power-on condition of the KP100 is to deliver pressure data in 8 MHz mode.

Read Write Cycle

A complete read write cycle is shown in the diagram below. DTA_RDY and DTA_OUT are KP100 output signals, CLKS, DTA_IN and CS are KP100 input signals. The first 13 DTA_IN bits are don't care bits.






Figure 3

Diagnosis Features

For transmission reliability the first bit of the data word is a parity bit whereas the next 15 bits are data bits starting with the LSB. Parity is odd in normal mode and even in any diagnosis mode. It is calculated only for the 12 MSBs, the first 3 LSBs are ignored.

Besides of the parity bit in the output code there are several additional diagnosis features. In detail these are an automatic fuse-check and three diagnosis modes.

Automatic fuse-check:

Fuses are used for correcting the transfer function between pressure and output code. An additional parity-fuse guarantees that fuse-data is reliable. If a wrong parity is detected the output code will go to FFFFH, which is defined as an error code. The condition is latched, i.e. the error code will be transmitted until the next power on reset.

Diagnosis mode 1:

This mode puts the sigma-delta converter into an idle condition where it operates without input signal. This is a good method to check the basic analog performance of the chip. An output code of 8020H (\pm 3E8H) is expected.

Diagnosis mode 2:

KP100



The sensor array is subdivided into two independent areas. In diagnosis 2 mode the difference signal of the two areas is measured. A drift of the diagnosis 2 value indicates a mechanical damage of one or more cells. For an efficient use of this mode it is recommended to store the initial diagnosis 2 value on the application board (e.g. in the μ C flash) already at the production line.

Diagnosis mode 3:

This mode applies a general reset to the chip and initiates a special self-test sequence, where the complete digital filter part is checked. After programming the diagnosis 3 mode and activating it by a high-pulse at CS, the following 10 read write cycles must deliver the output values listed below:

Number	1	2	3	4	5	6	7	8	9	10
Output value (hex)	0000	0000	0000	0000	0900	25E6	4E8D	741B	9135	A664

Note that between these 10 read-write cycles no further CS pulse must be applyed, in order not to end or to restart the diagnosis 3 mode. Also note that no DTA_RDY must be skipped in this mode, since each value will be overwritten by the subsequent value.

Any error in these codes indicates an error in the digital circuitry of the chip.

Additionally, this diagnosis mode also resets the fuse-check latch. However, a remaining error conditiotion in the fuses will immediately reestablish this latch, so that the output is set to FFFFH.






Figure 4 Serial Peripheral Interface: Timing Diagram




Figure 5 DTA_RDY Timing Diagram







Figure 6 Transfer Function



Package Outlines



You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

Dimensions in mm