

128 Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory 32 Mbit (2M x16) PSRAM, 1.8V Supply Multi-Chip Package

#### FEATURES SUMMARY

- MULTI-CHIP PACKAGE
  - 1 die of 128 Mbit (8Mb x16, Multiple Bank, Multi-level, Burst) Flash Memory
  - 1 die of 32 Mbit (2Mb x16) Asynchronous Pseudo SRAM
- SUPPLY VOLTAGE
  - $V_{DDF} = V_{DDP} = V_{DDQ} = 1.7 \text{ to } 1.95 \text{V}$
  - V<sub>PPF</sub> = 9V for fast program (12V tolerant)
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Device Code (Top Flash Configuration) M36L0R7050T0: 88C4h
  - Device Code (Bottom Flash Configuration) M36L0R7050B0: 88C5h
- PACKAGE
  - Compliant with Lead-Free Soldering Processes
  - Lead-Free Versions

#### **FLASH MEMORY**

- SYNCHRONOUS / ASYNCHRONOUS READ
  - Synchronous Burst Read mode: 54MHz
  - Asynchronous Page Read mode
  - Random Access: 85ns
- SYNCHRONOUS BURST READ SUSPEND
- PROGRAMMING TIME
  - 10µs typical Word program time using Buffer Program
- MEMORY ORGANIZATION
  - Multiple Bank Memory Array: 8 Mbit Banks
  - Parameter Blocks (Top or Bottom location)
- DUAL OPERATIONS
  - program/erase in one Bank while read in others
  - No delay between read and write operations

#### SECURITY

- 64 bit unique device number
- 2112 bit user programmable OTP Cells

Figure 1. Package



#### BLOCK LOCKING

- All blocks locked at power-up
- Any combination of blocks can be locked with zero latency
- WP<sub>F</sub> for Block Lock-Down
- Absolute Write Protection with V<sub>PPF</sub> = V<sub>SS</sub>
- COMMON FLASH INTERFACE (CFI)
- 100,000 PROGRAM/ERASE CYCLES per BLOCK

#### **PSRAM**

- ACCESS TIME: 85ns
- LOW STANDBY CURRENT: 100µA
- DEEP POWER-DOWN CURRENT: 10µA
- BYTE CONTROL: UBp/LBp
- PROGRAMMABLE PARTIAL ARRAY
- 8 WORD PAGE ACCESS CAPABILITY: 25ns
- PARTIAL POWER-DOWN MODES
  - Deep Power-Down
  - 4 Mbit Partial Power-Down
  - 8 Mbit Partial Power-Down
  - 16 Mbit Partial Power-Down



# **TABLE OF CONTENTS**

FEATURES SUMMARY
FLASH MEMORY
Figure 1. Package
PSRAM
SUMMARY DESCRIPTION
Figure 2. Logic Diagram
Table 1. Signal Names
Figure 3. TFBGA Connections (Top view through package)
SIGNAL DESCRIPTIONS
Address Inputs (A0-A22)
Data Input/Output (DQ0-DQ15)
Flash Chip Enable (E <sub>F</sub> )
Flash Output Enable $(\overline{\overline{G}}_{F})$
Flash Write Enable ( $\overline{\mathbb{W}_{F}}$ )
Flash Write Protect (WP <sub>F</sub> )
Flash Reset (RP <sub>F</sub> )
Flash Latch Enable ( $\overline{L}_{F}$ )
Flash Clock (K <sub>F</sub> )6
Flash Wait (WAIT <sub>F</sub> )6
PSRAM Chip Enable (E1 <sub>P</sub> )
PSRAM Chip Enable (E2P)
PSRAM Output Enable $(\overline{G}_P)$
PSRAM Write Enable ( $\overline{W}_P$ )
PSRAM Upper Byte Enable ( <u>UB</u> <sub>P</sub> )
PSRAM Lower Byte Enable (LB <sub>P</sub> )
V <sub>DDF</sub> Supply Voltage
V <sub>DDP</sub> Supply Voltage
V <sub>DDQ</sub> Supply Voltage
V <sub>PPF</sub> Program Supply Voltage
V <sub>SS</sub> Ground
FUNCTIONAL DESCRIPTION
Figure 4. Functional Block Diagram
Table 2. Main Operating Modes
FLASH MEMORY DEVICE
PSRAM DEVICE
Table 3. Power-Down Configuration Data
MAXIMUM RATING

	Table 4.	Absolute Maximum Ratings11
DC	AND AC	PARAMETERS12
	Figure 5. Figure 6. Table 6. Table 7. Table 8.	Operating and AC Measurement Conditions.12AC Measurement I/O Waveform.12AC Measurement Load Circuit.12Device Capacitance.12Flash Memory DC Characteristics - Currents13Flash Memory DC Characteristics - Voltages14PSRAM DC Characteristics14
PΑ	CKAGE N	IECHANICAL15
	ū	Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Bottom View Outline15 Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Data 15
РΑ	RT NUMB	ERING
	Table 11.	Ordering Information Scheme
RE		ISTORY

#### SUMMARY DESCRIPTION

The M36L0R7050T0 and M36L0R7050B0 combine two memory devices in a Multi-Chip Package: a 128-Mbit, Multiple Bank Flash memory, the M30L0R7000T0 or M30L0R7000B0, and a 32-Mbit PseudoSRAM, the M69AR048B. Recommended operating conditions do not allow more than one memory to be active at the same time.

The memory is offered in a Stacked TFBGA88 (8x10mm, 8x10 ball array, 0.8mm pitch) package. In addition to the standard version, the packages are also available in Lead-free version, in compliance with JEDEC Std J-STD-020B, the ST ECO-PACK 7191395 Specification, and the RoHS (Restriction of Hazardous Substances) directive.

All packages are compliant with Lead-free soldering processes.

The memory is supplied with all the bits erased (set to '1').

Figure 2. Logic Diagram





Table 1. Signal Names

Table 1. Sign	al Names
A0-A22 <sup>(1)</sup>	Address Inputs
DQ0-DQ15	Common Data Input/Output
V <sub>DDF</sub>	Power Supply for Flash Memory
V <sub>DDQ</sub>	Flash Memory Power Supply for I/O Buffers
V <sub>PPF</sub>	Flash Optional Supply Voltage for Fast Program and Erase
V <sub>SS</sub>	Ground
V <sub>DDP</sub>	PSRAM Power Supply
NC	Not Connected Internally
DU	Do Not Use as Internally Connected
Flash Memory	
Ī <sub>F</sub>	Latch Enable Input
Ē <sub>F</sub>	Chip Enable Input
$\overline{G}_F$	Output Enable Input
$\overline{W}_{F}$	Write Enable Input
RP <sub>F</sub>	Reset Input
WP <sub>F</sub>	Write Protect Input
K <sub>F</sub>	Burst Clock
WAIT <sub>F</sub>	Wait Data in Burst Mode
PSRAM	
E1 <sub>P</sub>	Chip Enable Input
G <sub>P</sub>	Output Enable Input
$\overline{W}_{P}$	Write Enable Input
E2 <sub>P</sub>	Power-down Input
<del>UB</del> P	Upper Byte Enable Input
<del>IB</del> P	Lower Byte Enable Input

Note: 1. A22-A21 are not connected to the PSRAM component.





#### SIGNAL DESCRIPTIONS

See Figure 2., Logic Diagram and Table 1., Signal Names, for a brief overview of the signals connected to this device.

Address Inputs (A0-A22). Addresses A0-A20 are common inputs for the Flash Memory and the PSRAM components. The other lines (A21-A22) are inputs for the Flash Memory components only. The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Flash memory Program/Erase Controller or they select the cells to access in the PSRAM.

The Flash memory component is accessed through the Chip  $\underline{\mathsf{E}}_n$ able signal ( $\mathsf{E}_F$ ) and through the Write Enable ( $\mathsf{W}_F$ ) signal, while the PSRAM is accessed through two Chip Enable signals ( $\overline{\mathsf{E}}_1$ P and  $\mathsf{E}_2$ P) and the Write Enable signal ( $\mathsf{W}_P$ ).

**Data Input/Output (DQ0-DQ15).** In the Flash memory the Data I/O outputs the data stored at the selected address during a Bus Read operation or inputs a command or the data to be programmed during a Write Bus operation.

In the PSRAM the Lower Byte Data Inputs/Outputs, DQ0-DQ7, carry the data to or from the lower part of the selected address during a Write or Read operation, when Lower Byte Enable (LBP) is driven Low.

The Upper Byte Data Inputs/Outputs, DQ8-DQ15, carry the data to or from the upper part of the selected address during a Write or Read operation, when Upper Byte Enable (UBP) is driven Low.

**Flash Chip Enable (E<sub>F</sub>).** The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is Low,  $V_{IL}$ , and Reset is High,  $V_{IH}$ , the device is in active mode. When Chip Enable is at  $V_{IH}$  the Flash memory is deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

**Flash Output Enable (GF).** The Output Enable input controls data output during Flash memory Bus Read operations.

Flash Write Enable ( $\overline{W_F}$ ). The Write Enable controls the Bus Write operation of the Flash memories' Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

**Flash Write Protect (WP<sub>F</sub>).** Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low,  $V_{IL}$ , Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at High,  $V_{IH}$ , Lock-Down is disabled and the Locked-Down blocks can be

locked or unlocked. (See the Lock Status Table in the M30L0R7000T0 datasheet).

Flash Reset (RP<sub>F</sub>). The Reset input provides a hardware reset of the memory. When Reset is at  $V_{IL}$ , the memory is in Reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current  $I_{DD2}$ . Refer to Table 7., Flash Memory DC Characteristics - Currents, for the value of  $I_{DD2}$ . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at  $V_{IH}$ , the device is in normal operation. Exiting Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to  $V_{RPH}$  (refer to Table 8., Flash Memory DC Characteristics - Voltages).

**Flash Latch Enable (LF).** Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is Low,  $V_{IL}$ , and it is inhibited when Latch Enable is High,  $V_{IH}$ . Latch Enable can be kept Low (also at board level) when the Latch Enable function is not required or supported.

**Flash Clock (K<sub>F</sub>).** The Clock input synchronizes the Flash memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at  $V_{IL}$ . Clock is don't care during Asynchronous Read and in write operations.

**Flash Wait (WAIT<sub>F</sub>).** WAIT is a Flash output signal used during Synchronous Read to indicate whether the data on the output bus are valid. This output is high impedance when Flash Chip Enable is at  $V_{IH}$  or Flash Reset is at  $V_{IL}$ . It can be configured to be active during the wait cycle or one clock cycle in advance. The WAIT<sub>F</sub> signal is not gated by Output Enable.

**PSRAM Chip Enable (E1p).** When asserted (Low), the Chip Enable, E1p, activates the memory state machine, address buffers and decoders, allowing Read and Write operations to be performed. When de-asserted (High), all other pins are ignored, and the device is put, automatically, in low-power Standby mode.

It is not allowed to set  $\overline{E}_F$  at  $V_{IL}$ ,  $\overline{E1}_P$  at  $V_{IL}$  and  $E2_P$  at  $V_{IH}$  at the same time.

**PSRAM Chip Enable (E2<sub>P</sub>).** The Chip Enable, E2<sub>P</sub>, puts the device in Power-down mode (Deep Power-Down or a Partial Power-Down mode) when it is driven Low. Deep Power-down mode is the lowest power mode.

It is not allowed to set  $\overline{E}_F$  at  $V_{IL}$ ,  $\overline{E1}_P$  at  $V_{IL}$  and  $E2_P$  at  $V_{IH}$  at the same time.

**PSRAM Output Enable (G<sub>P</sub>).** The Output Enable, G<sub>P</sub>, provides a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus.

**PSRAM Write Enable (W<sub>P</sub>).** The Write Enable,  $W_P$ , controls the Bus Write operation of the device.

**PSRAM Upper Byte Enable (UBp).** The Upper Byte Enable, UBp, gates the data on the Upper Byte Data Inputs/Outputs (DQ8-DQ15) to or from the upper part of the selected address during a Write or Read operation.

**PSRAM Lower Byte Enable (LB<sub>P</sub>).** The Lower Byte Enable, LB<sub>P</sub>, gates the data on the Lower Byte Data Inputs/Outputs (DQ0-DQ7) to or from the lower part of the selected address during a Write or Read operation.

**V<sub>DDF</sub> Supply Voltage.** V<sub>DDF</sub> provides the power supply to the internal cores of the Flash memory component. It is the main power supply for all Flash operations (Read, Program and Erase).

**V**<sub>DDP</sub> **Supply Voltage.** The V<sub>DDP</sub> Supply Voltage supplies the power for all PSRAM operations (Read, Write, etc.) and for driving the refresh logic, even when the device is not being accessed.

**V<sub>DDQ</sub> Supply Voltage.** V<sub>DDQ</sub> provides the power supply for the Flash Memory I/O pins. This allows all Outputs to be powered independently of the Flash Memory core power supply, V<sub>DDF</sub>.

**VPPF Program Supply Voltage.** VPPF is both a Flash control input and a Flash power supply pin. The two functions are selected by the voltage range applied to the pin.

If  $V_{PPF}$  is kept in a low voltage range (0V to  $V_{DDQ}$ )  $V_{PPF}$  is seen as a control input. In this case a voltage lower than  $V_{PPLKF}$  gives an absolute protection against Program or Erase, while  $V_{PPF} > V_{PP1F}$  enables these functions (see Tables 7 and 8, DC Characteristics for the relevant values).  $V_{PPF}$  is only sampled at the beginning of a Program or Erase; a change in its value after the operation has started does not have any effect and Program or Erase operations continue.

If V<sub>PPF</sub> is in the range of V<sub>PPHF</sub> it acts as a power supply pin. In this condition V<sub>PPF</sub> must be stable until the Program/Erase algorithm is completed.

**Vss Ground.** Vss is the common ground reference for all voltage measurements in the Flash (core and I/O Buffers) and PSRAM chips.

Note: Each Flash memory device in a system should have their supply voltage (V<sub>DDF</sub>) and the program supply voltage V<sub>PPF</sub> decoupled with a 0.1µF ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 6., AC Measurement Load Circuit. The PCB track widths should be sufficient to carry the required V<sub>PPF</sub> program and erase currents.


477

#### **FUNCTIONAL DESCRIPTION**

The PSRAM and Flash memory components have separate power supplies but share the same grounds. They are distinguished by three Chip Enable inputs:  $\overline{E_F}$  for the Flash memory and  $\overline{E1_P}$  and E2<sub>P</sub> for the PSRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The most common example is simultaneous read operations in the Flash memory and the PSRAM which would result in a data bus contention. Therefore it is recommended to put the other device in the high impedance state when reading the selected de-

Figure 4. Functional Block Diagram



**Table 2. Main Operating Modes** 

Table 2. Wain C					1—	1		1	ı —		ı —		
Operation	Ē <sub>F</sub>	GF	W <sub>F</sub>	LF	RPF	WAIT <sub>F</sub> <sup>(4)</sup>	E1 <sub>P</sub>	E2 <sub>P</sub>	G <sub>P</sub>	W <sub>P</sub>	LB <sub>P</sub>	UB <sub>P</sub>	DQ15-DQ0
Flash Read	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub> <sup>(2</sup>	V <sub>IH</sub>								Flash Data Out
Flash Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub> <sup>(2</sup>	V <sub>IH</sub>			PSRA	.M mus	t be dis	abled		Flash Data In
Flash Address Latch	VIL	Х	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>								Flash Data Out or Hi-Z (3)
Flash Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	V <sub>IH</sub>								Hi-Z
Flash Standby	V <sub>IH</sub>	Χ	Χ	Х	VIH	Hi-Z	P	Any PSI	RAM m	ode is	allowed	d	Hi-Z
Flash Reset	Х	Х	Х	Х	VIL	Hi-Z						Hi-Z	
							V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Upper Byte data out
PSRAM Read						V <sub>IL</sub>	V <sub>IH</sub>	VIL	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Lower Byte data out	
		loch I	lash Memory must be disabled		cabled	$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IH}$	$V_{IL}$	$V_{IL}$	Word Read	
	<b>'</b>	iasiii	VICITIO	iy iliusi	i be ui	Sabled	$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IL}$	Upper Byte data in
PSRAM Write							$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	$V_{\text{IH}}$	Lower Byte data in
							$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	VIL	VIL	$V_{IL}$	Word Write
Output Disable							$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IH}$	V <sub>IH</sub>	$V_{IH}$	Hi-Z
Output Disable						•	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	HI-Z
PSRAM Standby (Deselected)		Any	Flash	mode	is allov	wed	V <sub>IH</sub>	V <sub>IH</sub>	х	Х	Х	Х	Hi-Z
PSRAM Power- Down							Х	V <sub>IL</sub>	Х	Х	Х	Х	Hi-Z

Note: 1. X = Don't care.
2. L<sub>F</sub> can be tied to V<sub>IH</sub> if the valid address has been previously latched.
3. Depends on G<sub>F</sub>.
4. WAIT signal polarity is configured using the Set Configuration Register command. See the M30L0R7000T0 datasheet for details.

#### **FLASH MEMORY DEVICE**

The M36L0R7050T0 and M36L0R7050B0 contain a 128 Mbit Flash memory. For detailed information on how to use the devices, see the

M30L0R7000(T/B)0 datasheet which is available from the internet site <a href="http://www.st.com">http://www.st.com</a> or from your local STMicroelectronics distributor.

#### **PSRAM DEVICE**

The M36L0R7050T0 and M36L0R7050B0 contain a 32 Mbit PSRAM. This device can be placed in a number of sleep and partial sleep modes (see Table 3.). For detailed information on how to use the

device, see the M69AR048B datasheet which is available from the internet site <a href="http://www.st.com">http://www.st.com</a> or from your local STMicroelectronics distributor.

**Table 3. Power-Down Configuration Data** 

Mode	Power-Down Configuration Data							
Mode	DQ15-DQ9	DQ8-DQ2	DQ1	DQ0				
Deep Power-Down (default)	0	0	1	1				
4Mb Partial Power-Down	0	0	1	0				
8Mb Partial Power-Down	0	0	0	1				
16Mb Partial Power-Down	0	0	0	0				

#### **MAXIMUM RATING**

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 4. Absolute Maximum Ratings** 

Symbol	Parameter	Value		Unit
Symbol	Farameter	Min	Max	Offic
T <sub>A</sub>	Ambient Operating Temperature	-25	85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-25	85	°C
T <sub>STG</sub>	Storage Temperature	-55	125	°C
T <sub>LEAD</sub>	Lead Temperature during Soldering		(1)	°C
V <sub>IO</sub>	Input or Output Voltage	-0.5	3.6	V
V <sub>DDF</sub> , V <sub>DDQ</sub> , V <sub>DDP</sub>	Core and Input/Output Supply Voltages	-0.2	2.5	V
V <sub>PPF</sub>	Flash Program Voltage	-0.2	14	V
Io	Output Short Circuit Current		100	mA
t <sub>VPPFH</sub>	Time for V <sub>PPF</sub> at V <sub>PPFH</sub>		100	hours

Note: 1. Compliant with the JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK<sup>®</sup> 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

#### DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement

Conditions summarized in Table 5., Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

**Table 5. Operating and AC Measurement Conditions** 

Parameter	Flash Memory		PSRAM		Unit
raiameter	Min	Max	Min	Max	Unit
V <sub>DDF</sub> Supply Voltage	1.7	1.95	-	_	V
V <sub>DDP</sub> Supply Voltage	_	-	1.7	1.95	V
V <sub>DDQ</sub> Supply Voltage	1.7	1.95	_	_	V
V <sub>PPF</sub> Supply Voltage (Factory environment)	8.5	12.6	_	_	V
V <sub>PPF</sub> Supply Voltage (Application environment)	-0.4	V <sub>DDQ</sub> +0.4	_	_	V
Ambient Operating Temperature	-25	85	-30	85	°C
Load Capacitance (C <sub>L</sub> )	3	30	5	50	pF
Output Circuit Resistors (R <sub>1</sub> , R <sub>2</sub> )	10	6.7	16	6.7	kΩ
Input Rise and Fall Times		5	5		ns
Input Pulse Voltages	0 to	V <sub>DDQ</sub>	0 to	V <sub>DDQ</sub>	V
Input and Output Timing Ref. Voltages	V <sub>DI</sub>	<sub>DQ</sub> /2	V <sub>DI</sub>	<sub>DQ</sub> /2	V

Figure 5. AC Measurement I/O Waveform





Figure 6. AC Measurement Load Circuit



**Table 6. Device Capacitance** 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		12	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		15	pF

Note: Sampled only, not 100% tested.

**Table 7. Flash Memory DC Characteristics - Currents** 

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{DDQ}$			±1	μΑ
I <sub>LO</sub>	Output Leakage Current	$0V \le V_{OUT} \le V_{DDQ}$			±1	μΑ
	Supply Current Asynchronous Read (f=6MHz)	$\overline{E}_F = V_{IL}, \overline{G}_F = V_{IH}$		10	15	mA
		4 Word		7	16	mA
	Supply Current	8 Word		10	18	mA
	Synchronous Read (f=40MHz)	16 Word		13	20	μΑ μΑ μΑ mA mA mA mA mA μΑ μΑ μΑ μΑ mA mA mA mA mA mA mA mA mA mA
$I_{DD1}$		Continuous		18	25	mA
		4 Word		16	18	mA
	Supply Current	8 Word		18	20	mA
	Synchronous Read (f=54MHz)	16 Word		21	25	mA
		Continuous		22	27	mA
I <sub>DD2</sub>	Supply Current (Reset)	$\overline{RP}_F = V_SS \pm 0.2V$		25	70	μA
I <sub>DD3</sub>	Supply Current (Standby)	$\overline{E}_F = V_{DDF} \pm 0.2V$		25	70	μΑ
I <sub>DD4</sub>	Supply Current (Automatic Standby)	$\overline{E}_F = V_{IL}, \overline{G}_F = V_{IH}$		25	70	μA
	Comple Compant (Programs)	V <sub>PPF</sub> = V <sub>PPH</sub>		8	70	mA
. (1)	Supply Current (Program)	V <sub>PPF</sub> = V <sub>DDF</sub>		10		mA
I <sub>DD5</sub> <sup>(1)</sup>	0 10 1/5	V <sub>PPF</sub> = V <sub>PPH</sub>		8	15	mA
	Supply Current (Erase)	V <sub>PPF</sub> = V <sub>DDF</sub>		10	20	μA μA mA mA mA
(1.2)	Supply Current	Program/Erase in one Bank, Asynchronous Read in another Bank		20	35	mA
I <sub>DD6</sub> (1,2)	(Dual Operations)	Program/Erase in one Bank, Synchronous Read in another Bank		32	47	mA
I <sub>DD7</sub> <sup>(1)</sup>	Supply Current Program/ Erase Suspended (Standby)	$\overline{E}_F = V_{DDF} \pm 0.2V$		25	70	μA
	V 0 0 (Day	V <sub>PPF</sub> = V <sub>PPH</sub>		2	5	mA
. (1)	V <sub>PPF</sub> Supply Current (Program)	V <sub>PPF</sub> = V <sub>DDF</sub>		0.2	5	μA
I <sub>PP1</sub> <sup>(1)</sup>	V 0 mm l 0 m 1 (5 )	V <sub>PPF</sub> = V <sub>PPH</sub>		2	5	mA
	V <sub>PPF</sub> Supply Current (Erase)	V <sub>PPF</sub> = V <sub>DDF</sub>		0.2	5	μA
I <sub>PP2</sub>	V <sub>PPF</sub> Supply Current (Read)	V <sub>PPF</sub> ≤ V <sub>DDF</sub>		0.2	5	μA
				1	1	

Note: 1. Sampled only, not 100% tested.
2. V<sub>DDF</sub> Dual Operation current is the sum of read and program or erase currents.

Table 8. Flash Memory DC Characteristics - Voltages

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
VIL	Input Low Voltage		-0.5		0.4	V
VIH	Input High Voltage		V <sub>DDQ</sub> -0.4		V <sub>DDQ</sub> + 0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 100μA			0.1	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -100 \mu A$	V <sub>DDQ</sub> -0.1			V
V <sub>PP1</sub>	V <sub>PPF</sub> Program Voltage-Logic	Program, Erase	1.1	1.8	3.3	V
V <sub>PPH</sub>	V <sub>PPF</sub> Program Voltage Factory	Program, Erase	8.5	9.0	12.6	V
V <sub>PPLK</sub>	Program or Erase Lockout				0.4	V
V <sub>LKO</sub>	V <sub>DDF</sub> Lock Voltage		1			V
V <sub>RPH</sub>	RP <sub>F</sub> pin Extended High Voltage				3.3	V

**Table 9. PSRAM DC Characteristics** 

Symbol	Parameter	Test Condit	ion	Min	Max	Unit
I <sub>CC1</sub>	V <sub>DDP</sub> Active Current	$V_{DDP} = 1.95V,$ $V_{IN} = V_{IH} \text{ or } V_{IL},$	t <sub>RC</sub> / t <sub>WC</sub> = minimum		25	mA
I <sub>CC2</sub>	VDDP Active Current	$E1_P = V_{IL}$ and $E2_P = V_{IH}$ , $I_{OUT} = 0$ mA	t <sub>RC</sub> / t <sub>WC</sub> = 1 μs		3	mA
Icc3	V <sub>DDP</sub> Page Read Current	$V_{DDP} = 1.95$ $V_{IN} = V_{IH} \text{ or }$ $\overline{E1}_{P} = V_{IL} \text{ and } E2$ $I_{OUT} = 0\text{mA, } t_{PRO}$	V <sub>IL</sub> , P = V <sub>IH</sub> ,		10	mA
I <sub>CCPD</sub>			Deep Power- Down		10	μΑ
I <sub>CCP4</sub>	V <sub>DDP</sub> Power-Down Current	$V_{DDP} = 1.95V,$ $V_{IN} = V_{IH} \text{ or } V_{IL},$	4Mb Partial <sup>(3)</sup>		40	μΑ
I <sub>CCP8</sub>		E2 <sub>P</sub> ≤ 0.2V	8Mb Partial <sup>(3)</sup>		50	μΑ
I <sub>CCP16</sub>			16Mb Partial <sup>(3)</sup>		65	μA
ILI	Input Leakage Current	$0V \le V_{IN} \le V$	DDP	<b>–</b> 1	1	μΑ
ILO	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ \	/ <sub>DDP</sub>	<b>–</b> 1	1	μA
I <sub>SB</sub>	Standby Supply Current CMOS	$V_{DDP} = 1.95$ $V_{IN} \leq 0.2V \text{ or } V_{IN} \geq V_{DD}$ $E1_{P} = E2_{P} \geq V_{DD}$	<sub>DDP</sub> –0.2V,		100	μA
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage			$0.8V_{DDP}$	V <sub>DDP</sub> + 0.2	V
V <sub>IL</sub> (2)	Input Low Voltage			-0.3	0.2V <sub>DDP</sub>	V
Voн	Output High Voltage	V <sub>DDP</sub> = 1.65V, I <sub>OH</sub>	= -0.5mA	1.4		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1mA	1		0.4	V

Note: 1. Maximum DC voltage on input and I/O pins is V<sub>DDP</sub> + 0.2V.

During voltage transitions, input may positive overshoot to V<sub>DDP</sub> + 1.0V for a period of up to 5ns.

2. Minimum DC voltage on input or I/O pins is -0.3V.

During voltage transitions, input may positive overshoot to V<sub>SSP</sub> + 1.0V for a period of up to 5ns.

#### **PACKAGE MECHANICAL**

D1 ОФ -0000000 0000000 SE Е E2 E1 00000000 00000000 BALL "A1" 00 Q Q ddd FE1 FΕ \_\_\_\_\_\_ BGA-Z42

Figure 7. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Bottom View Outline


Note: Drawing is not to scale.

Table 10. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Data

Cumbal		millimeters		inches			
Symbol	Тур	Min	Max	Тур	Min	Max	
А			1.200			0.0472	
A1		0.200			0.0079		
A2	0.850			0.0335			
b	0.350	0.300	0.400	0.0138	0.0118	0.0157	
D	8.000	7.900	8.100	0.3150	0.3110	0.3189	
D1	5.600			0.2205			
ddd			0.100			0.0039	
E	10.000	9.900	10.100	0.3937	0.3898	0.3976	
E1	7.200			0.2835			
E2	8.800			0.3465			
е	0.800	-	-	0.0315	_	_	
FD	1.200			0.0472			
FE	1.400			0.0551			
FE1	0.600			0.0236			
SD	0.400			0.0157			
SE	0.400			0.0157			

#### **PART NUMBERING**

#### **Table 11. Ordering Information Scheme**



Blank = Standard Packing

T = Tape & Reel Packing

E= Lead-free and RoHS package, standard packing

F= Lead-free and RoHS package, tape and reel packing

Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the ST-Microelectronics Sales Office nearest to you.

**A**7/

## **REVISION HISTORY**

**Table 12. Document Revision History** 

Date	Version	Revision Details
29-Jul-2003	0.1	First Issue
03-Jun-2004	0.2	Package specifications updated. PSRAM component updated in accordance with M69AR048B datasheet. Flash memory component updated in accordance with M30L0R7000(T/B)0 datasheet.  Document status changed from Target Specification to Preliminary Data.
04-Dec-2004	1.0	TFBGA88 package fully compliant with the ST ECOPACK specification. Document status promoted from Preliminary Data to full Datasheet. Flash memory and PSRAM data updated to the version 1.0 of the M30L0R7000x0 datasheet and to the version 4.0 of the M69AR048B datasheet.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. ECOPACK is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com