
MULTIFUNCTION VERY LOW DROP VOLTAGE REGULATOR

DESCRIPTION


The UTC L2949E is a monolithic integrated 5V voltage regulator with a very low dropout output and additional functions as power-on reset and input voltage sense. It is designed for supplying the microcomputer controlled systems especially in automotive applications.


FEATURES

- *Operating dc supply voltage range 5V to 28V.
- *Transient supply voltage up to 40V.
- *Extremely low quiescent current in standby mode.
- *High precision standby output voltage $5V \pm 1\%$
- *Output current capability up to 100mA.
- *Very low dropout voltage less than 0.5V.
- *Reset circuit sensing the output voltage
- *Programmable reset pulse delay with external capacitor
- *Voltage sense comparator.
- *Thermal shutdown and short circuit protections.



PIN CONNECTIONS






UTC UNISONIC TECHNOLOGIES CO. LTD

QW-R102-014,A



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
DC Operating Supply Voltage	Vcc	28	V
Transient Supply Voltage(T<1s)	Vcc tr	40	V
Output Current	lo	Internally Limited	
Output Voltage	Vo	20	V
Output Voltage Reset Output Sense Output	VRES Vso	20 20	V
Output Current Reset Output Sense Output	IRES ISO	5 5	mA
Preregulator Output Voltage	Vz	7	V
Preregulator Output Current	lz	5	mA
Junction Temperature	Tj	-40~+150	°C
Storage Temperature Range	Tstg	-55∼+150	$^{\circ}$ C

DESCRIPTION	SYMBOL	RATING	UNIT
Thermal Resistance Junction-ambient			
DIP-8	Dth i amh	100	℃W
SOP-8	Rth j-amb	200	CIVV
SOP-20		50	
Thermal Resistance Junction-pin (SOP-20)	Rth j-pins	15	°C∕W
Thermal Shutdown Junction temperature	TJSD	165	$^{\circ}$

ELECTRICAL CHARACTERISTICS(Vs=14V:-40 °C < Ti < 125 °C unless otherwise specified)

LLLCTRICAL CHARACTERIO 1100(vs=14v,-40 C 1 j 125 C unless otherwise specified)						
SYMBOL	CONDITIONS	MIN	TYP.	MAX	UNIT	
Vo	Tj=25℃;lo=1mA	4.95	5	5.05	V	
Vo	6V <vin<28v,1ma<io<50ma< td=""><td>4.90</td><td>5</td><td>5.10</td><td>V</td></vin<28v,1ma<io<50ma<>	4.90	5	5.10	V	
Vo	VIN=40V;	4.75		5.25	V	
	T<1s 5mA <lo<100ma< td=""><td></td><td></td><td></td><td></td></lo<100ma<>					
VD	Io=10mA		0.1	0.25	V	
	lo=50mA		0.2	0.4	V	
	lo=100mA		0.3	0.5	V	
Vio	VIN=4V,lo=35mA			0.4	V	
louth **	Vin=25V,Vo=5.5V	20	50	80	μА	
Vol	6V <vin<28v, io="1mA</td"><td></td><td></td><td>20</td><td>mV</td></vin<28v,>			20	mV	
Volo	1mA <lo<100ma< td=""><td></td><td></td><td>30</td><td>mV</td></lo<100ma<>			30	mV	
Iым	Vo=4.5V	105	200	400	mA	
	Vo=4.5V,TJ=25℃	120		400	mA	
	Vo=0V(note 1)		100			
IQSE	lo=0.3mA;TJ<100℃		200	300	μ А	
IQ	lo=100mA			5	mV	
	SYMBOL Vo Vo Vo Vo Vo Vo Vlo Iouth ** VoL VoLO ILIM IQSE	SYMBOL CONDITIONS	SYMBOL CONDITIONS MIN Vo Tj=25°C;Io=1mA 4.95 Vo 6V <vin<28v,1ma<io<50ma< td=""> 4.90 Vo VIN=40V; T<1s 5mA<io<100ma< td=""> 4.75 VD Io=10mA Io=50mA Io=100mA VIN=250mA VIO VIN=4V,Io=35mA 20 VoL 6V<vin<28v, io="1mA</td"> VOLO VOLO 1mA<io<100ma< td=""> 105 VO=4.5V, TJ=25°C V0=0V(note 1) 120 IQSE Io=0.3mA;TJ<100°C</io<100ma<></vin<28v,></io<100ma<></vin<28v,1ma<io<50ma<>	SYMBOL CONDITIONS MIN TYP. Vo Tj=25°C;lo=1mA 4.95 5 Vo 6V <vin<28v,1ma<lo<50ma< td=""> 4.90 5 Vo VIN=40V; T<1s 5mA<lo<100ma< td=""> 4.75 10.1 VD Io=10mA Io=50mA 0.2 0.3 0.2 0.3 VIO VIN=4V,Io=35mA 0.3 VoL 6V<vin<28v, io="1mA</td"> 0.0 VOL 10A 105 VOL 10A 105 VO=4.5V,TJ=25°C VO=0V(note 1) 100 IOSE Io=0.3mA;TJ<100°C</vin<28v,></lo<100ma<></vin<28v,1ma<lo<50ma<>	SYMBOL CONDITIONS MIN TYP. MAX Vo Tj=25°C;lo=1mA 4.95 5 5.05 Vo 6V <vin<28v,1ma<io<50ma< td=""> 4.90 5 5.10 Vo VIN=40V; T<1s 5mA<io<100ma< td=""> 4.75 5.25 VD Io=10mA Io=50mA 0.1 0.25 0.2 0.4 0.3 0.5 VIO VIN=4V,Io=35mA 0.4 0.4 0.4 Iouth ** VIN=25V,Vo=5.5V 20 50 80 VOL 6V<vin<28v, io="1mA</td"> 20 400 VOLO 1mA<io>30 105 200 400 VO=4.5V,TJ=25°C 120 400 400 VO=0V(note 1) 100 100 Iose Io=0.3mA;TJ<100°C</io></vin<28v,></io<100ma<></vin<28v,1ma<io<50ma<>	

^{**} With this test we guarantee that with no output current the output voltage will not exceed 5.5V

RESET

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP.	MAX	UNIT
Reset Thereshold Voltage	Vrt			Vo-0.5V		V
Reset Thereshold Hysteresis	VRTH		50	100	200	mV
Reset Pulse Delay	tro	CT=100nF;TR≧ 100 µ s	55	100	180	ms
Reset Output Low Voltage	VRL	RRES=10K Ω to Vs \geq 1.5V			0.4	V
Reset Output Gigh Leakage	IRH	VRES=5V			1	μА
Current						
Delay Comparator Thereshold	VcTth			2		V
Delay Comparator Thereshold	VcTth,hy			100		mV
Hysteresis						

LINEAR INTEGRATED CIRCUIT UTC L2949E


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP.	MAX	UNIT
Sense Low Thereshold	Vst		1.16	1.23	1.35	V
Sense Thereshold Hysteresis	Vsth		20	100	200	mV
Sense Output Low Voltage	VsL	Vsı≦1.16V;Vs≧3V			0.4	V
		Rso=10K Ω to Vo				
Sense Output Leakage	lsн	Vso=5V;Vsı ≧ 1.5V			1	μА
Sense Input Current	Isı	Vsi=0	-20	-8	-3	μА

PREREGULATOR

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP.	MAX	UNIT
Preregulator Output Voltage	Vz	Iz=10 μ A	4.5	5	6	V
Preregulator Output Current	lz				10	μА

Note 1:Foldback characteristic

APPLICATION CIRCUIT



For stability:Cs \geq 1 μ F, Co \geq 4.7 μ F, ESR<10 Ω at 10KHz

Recommended for application:Cs=Co=10 μ F to 100 μ F

APPLICATION INFORMATION

Suppl Voltage Transient

High supply voltage transients can cause a reset output signal disturbation.

For supply voltage greater than 8V the circuit shows a high immunity of the reset output against supply transients of the reset output against supply transients of more than 100 V/ μ s.

For supply voltages less than 8V supply transients of more than $0.4V/\mu$ s can cause a reset signal disturbation.

To improve the transient behaviour for supply voltages less than 8V a capacitor at pin 3 can be used.

A capacitor at pin 3(C3 \leq 1 μ F) reduces also the output noise.



UTC UNISONIC TECHNOLOGIES CO. LTD

FUNCTIONAL DESCRIPTION

The UTC L2949E is a monolithic integrated voltage regulator, based on the STM modular voltage regulator approch. Several outstanding features and auxiliary functions are implemented to meet the requirements of supplying microprocessor systems in automotive applications. Nevertheless, It is suitable also in other applications where the present functions are required. The modular approach of this device allows to get easily also other features and functions when required.

Voltage Regulator

The voltage regulator uses an Isolated Collector Vertical PNP transistor as a regulating element.




Figure 1: Foldback Characteristic of Vo

With this structure very low dropout voltage at currents up to 100mA is obtained. The dropout operation of the standby regulator is maintained down to 3V input supply voltage. The output voltage is regulated up to the transient input supply voltage of 4V. With this feature no functional interruption due to overvoltage pulses is generated. The typical cuve showing the standby output voltage as a function of the input supply voltage is shown in Fig.2. The current consumption of the device(quiescent current) is less than 300 \upmu A.

To reduce the quiescent current peak in the undervoltage region and to improve the transient response inthis region the dropout voltage is controlled the quiescent current as a function of the supply input voltage is shown in Fig.3.

LINEAR INTEGRATED CIRCUIT




Figure 2: Output Voltage vs.Input voltage




Figure 3: Quiescent Current vs. Supply Voltage

Preregulator

To improve the transient immunity a preregulator stabilized the internal supply voltage to 5V. This internal voltage is present at Pin3(Vz). This voltage should not be used as an output because the output capability is very small(≦10 μ

This output may be used as an option when a better transient behaviour for supply voltages less than 8V is required(see also application note).

In this case a capacitor(100nF - 1 µ F) must be connected between Pin3 and GND.If this feature is not used Pin3 must be left open.

Reset Circuit

The block circuit diagram of the reset circuit is shown in Fig.4. the reset circuit supervises the output voltage.

The reset thereshold of 4.5V is defined with the internal reference voltage and standby output drivider.

The reset pulse delay time tRD, is defined with the charge time of an external capacitor CT:

The reaction time of the reset circuit originates from the discharge time limitation of the reset capacitor C⊤ and is proportional of the reset capacitor $C \tau$ and is proportional to the value of $C \tau$.

The reaction time of the reset circuit increases the noise immunity. Standby output voltagedrops below the reset threshold only a bit longer than th reaction time results in a shorter reset delay time.

The nominal reset delay time will be generated for standby output voltage drops longer than approximately $50 \,\mu$ s. The typical reset output waveforms are shown in Fig.5.

Sense Comparator


The sense comparator compares an input signal with an internal voltage reference of typical 1.23V.The use of an external voltage divider makes this comparator flexible in th application.


It can be used to supervise the input voltage either before or after the protection diode and to give additional



informations to the microprocessor like low voltage warnings.

6





r iguic 5

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

UTC

UNISONIC TECHNOLOGIES CO. LTD