

L5953

MULTIPLE SWITCHING VOLTAGE REGULATOR

PRODUCT PREVIEW

- PWM: ADJUSTABLE 2.5/10V 1A SWITCHING VOLTAGE REGULATOR
- EXTERNAL POWER MOS ABILITY FOR **OUTPUT CURRENT ENHANCEMENT**
- SYNCHRONIZATION FUNCTION
- REG1- LINEAR LOW DROP 3.3/5V 250mA STBY VOLTAGE REGULATOR (LOW **CURRENT CONSUMPTION)** with RESET
- REG2- LINEAR VOLTAGE REGULATOR 1.5V to 3.3V EXTERNALLY ADJUSTABLE - 300mA MAXIMUM CURRENT
- HSD1: 500mA HIGH SIDE DRIVER
- HSD2: 200mA HIGH SIDE DRIVER
- SPI INTERFACE
- SPI DIAGNOSTICS HSD1, HSD2
- DOUBLE SWITCHING FREQUENCY SPI **SELECTABLE**
- DOUBLE INPUT LVW

SPI FUNCTIONS

- INPUT CONTROLS
 - Turn-on/off PWM
 - Turn-on/off REG2
 - Turn-on/off HSD1
 - Turn-on/off HSD2
 - Switching frequency selection f1- f2
- OUTPUT FUNCTIONS:



- HSD1 & HSD2 short to gnd, open load and WW.DZSC.COM short to battery (Test mode)
- Thermal warning

PROTECTIONS


- OVERVOLTAGE PROTECTION
- INTERNAL CURRENT LIMITING
- THERMAL SHUTDOWN
- ESD

DESCRIPTION

The L5953 is the integration of one switching regulator, two linear voltage regulators, two low voltage warnings and two high side drivers. It has a stand-by operation mode (low current consumption) where only the stand-by voltage regulator plus the low voltage warnings are active. The other regulators and high side drivers are controlled by the SPI interface.

BLOCK DIAGRAM

f.dzsc.com



1/24 September 2003


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	DC Operating Supply Voltage	-0.6 to 30	V
	Transient Supply Overvoltage (250ms)	50	V
V _{SPI}	Supply Voltage for SPI I/O	-0.6 to 6	V
Io	Voltage Regulator Output Current	Internally limited	
V _{inlog}	Input Voltage (C,D,Q,\$\overline{S}\$,SYNC)	0 to 6	V
RESR	Output Capacitor Series Eq. Resistance (Linear reg.)(Allowed range)	From 0.2 to 10	Ω
T _{op}	Operating Temperature Range	-40 to 85	°C
T _{stg}	Storage Temperature Ranges	-55 to 150	°C
Tj	Operative Junction Temperature	-40 to 150	°C

THERMAL DATA

Ĭ	Symbol	Parameter	Value	Unit
Ī	R _{thj-case}	Thermal Resistance Junction to Case	1.7	°C/W

PIN CONNECTION



PIN FUNCTION

Pin Number	Pin Name	Function
1	FGND	Analog Ground
2	S2	Input Voltage for LVW2
3	S1	Input Voltage for LVW1
4	W2	LVW2 Output
5	W1	LVW1 Output
6	RES	Reset
7	СТ	Timing capacitor
8	D	SPI Serial Input
9	С	SPI Clock
10	Q	SPI Serial Output
11	S	SPI Chip Select
12	DGND	SPI Ground
13	IRQ	Interrupt
14	HSD2	HSD2 Output
15	VDD-LIN	Battery
16	N.C.	Not Connected
17	HSD1	HSD1 Output
18	SWGND	Switching Ground
19	VDD-SW	PWM Battery
20	DRAINOUT	Drain of the exrternal MOS
21	N.C.	Not Connected
22	GND	Ground
23	VSW	Source of the external MOS
24	GATEIN	Gate of the internal MOS
25	GATEOUT	Switching Output for power mos gate
26	STRAP	Bootstrap
27	SYNC	Synchronization
28	VLR	REG2 Linear Voltage Regulator Output
29	VIN	REG2 Linear Voltage Regulator Input
30	FBLR	REG2 Linear Voltage Regulator Feedback
31	COMP	PWM Compensation
32	FB	PWM Feedback
33	STCAP	ST-CAP
34	VSPI	Supply Voltage for SPI I/O
35	VSTBY	REG1 Stand-by Linear Voltage Regulator Output

ELECTRICAL CHARACTERISTCS

 $(T_{amb} = 25^{\circ}C, V_{DD} = 14.4V)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
I _Q ,STBY	Quiescent current with regulators and High-side drivers off	W1, W2, RES, IRQ, not active; REG2, HSD1, HSD2, PWM off; S, C, D fixed at high/low logic level			100	μА
T _{sd}	Thermal Shutdown Junction Temperature			150		°C
SMPS.PW T _{amb} = 25	//M 5°C, V _{DD} = 14.4V, V _o = 5V; unles	s otherwise specified.)				
V _{o,min}	Minimum Output Voltage	I _o = 200mA	2.4	2.5	2.6	V
V _{o,max}	Maximum Output Voltage	I ₀ = 200mA	9.6	10	10.4	V
Vref,PWM	Voltage Reference			1.275		V
Vi	Input Voltage Range	$V_0 = 5V; I_0 = 0.5A$	6		18	V
ΔV_0	Line Regulation	I ₀ = 0.5A			100	mV
ΔV_0	Load Regulation	$V_0 = 5V$; $I_0 = 0.2A$ to 0.5A			50	mV
V _d	Dropout Voltage between Pin 19	$I_0 = 0.5A, V_0 = 5V$			0.5	V
	and Pin 23	$I_0 = 1A, V_0 = 5V$			1	V
I _{Lim}	Current Limit		1.5			А
η	Efficiency	f = 260kHz; I _o = 0.5A f = 400kHz; I _o = 0.5A		90 86		% %
SVR	Supply Voltage Ripple Rejection	$\Delta V_i = 1 V rms;$ $f_{ripple} = 300 Hz; I_0 = 0.4 A$		50		dB
OSCILLA	TOR			I.		
f ₁	Swiching frequency		249	260	271	kHz
f ₂	Swiching frequency		384	400	416	kHz
$\frac{\Delta f}{\Delta V_i}$	Voltage Stability of Switching Frequency	V _{DD} = 8 to 18V		Tbd		%
$\frac{\Delta f}{\Delta T_j}$	Temperature Stability of Switching Frequency	$T_j = -40$ °C to 85°C		Tbd		%
SYNC	<u> </u>	L	_1	<u>I</u>		<u> </u>
V _{IL}	Low Input Voltage				0.8	V
V _{IH}	High Input Voltage		2			V
V _{OL}	Low Output Voltage				0.4	V
V _{OH}	High Output Voltage	I _{SOURCE} =1.5mA	4			V

ELECTRICAL CHARACTERISTCS (continued)

 $(T_{amb} = 25^{\circ}C, V_{DD} = 14.4V)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
I _{SLAVE}	Slave Sink Current			100		μΑ
T_W	Output Pulse Width			300		ns
REG1 - 3.	3V/5V STBY LINEAR VOLTAGE R	EGULATOR				
V _{STBY}	Output Voltage	no load; ADJ pin = open no load; ADJ pin = VSTBY pin	4.9 3.20	5 3.3	5.1 3.4	V V
ΔV_{line}	Line Regulation	no load; 7 < Vdd < 26V		5	50	mV
ΔV_{load}	Load Regulation	5mA < I ₀ < 250mA		12	80	mV
V _{dropout}	VSTCAP - VSTBY	I _o = 100mA, V _o = 5V I _o = 100mA, V _o = 3.3V		0.36 0.47	0.5 0.65	V
I _{lim}	Current Limit	Out short to GND	300			mA
SVR	Supply Voltage Rejection	ΔV_{DD} = 1Vrms: f = 300Hz I ₀ = 250mA		55		dB
REG2 - LI	NEAR VOLTAGE REGULATOR 1.	5V to 3.3V		l		l
V_{LR}	Linear Regulator Output Voltage	no load; $4.75 \le V_{IN} \le 16V$; $1+ (R5/R6) = 2.588$	3.2	3.3	3.4	V
		no load; 3.135 ≤ V _{IN} ≤ 16V; 1+ (R5/R6) = 1.176	1.45	1.5	1.55	
V _{IN}	Input Voltage	I _O = 150mA 1.5V ≤ V _{LR} ≤ 2V	3.135		16	V
		I _O = 300mA 1.5V ≤ V _{LR} ≤ 3.3V	4.75		16	V
ΔV_{load}	Load Regulation	$\begin{array}{l} 5mA \leq I_O \leq 300mA \\ 4.75V \leq V_{IN} \leq 16V; \ 1.5V \leq V_{LR} \leq 3.3V \end{array}$		12		mV
ΔV _{line}	Line Regulation	no load; $4.75 \text{V} \le \text{V}_{\text{IN}} \le 16 \text{V}; 1.5 \text{V} \le \text{V}_{\text{LR}} \le 3.3 \text{V}$		1		mV
V _{ref,REG2}	Voltage Reference			1.275		V
I _{Lim}	Current Limit	Out Short to ground	400			mA
SVR	Supply Voltage Rejection	$V_{IN} = 5Vdc, 0.5Vacpp, 300Hz$ $I_{O} = 300mA; 1.5V \le V_{LR} \le 3.3V$		55		dB
		$V_{IN} = 3.3 Vdc, 0.5 Vacpp, 300 Hz$ $I_O = 150 mA; 1.5 V \le V_{LR} \le 2 V$		55		dB
HSD1		1	1	ı		ı
V _{sat, peak}	Saturation Voltage	I _O = 0.5A			250	mV
I _{lim}	Current Limit		600			mA
L _{load}	Load Inductance				100	mH

ELECTRICAL CHARACTERISTCS (continued)

 $(T_{amb} = 25^{\circ}C, V_{DD} = 14.4V)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
HSD2						
V _{sat, peak}	Saturation Voltage	I _O = 0.2A			250	mV
I _{lim}	Current Limit		300			mA
L _{load}	Load Inductance				100	mH
VOLTAGE	WARNING		•			
V_{st}	Sense Low Threshold		1.245	1.275	1.305	V
V_{sth}	Sense Threshold Hysteresis		35	45	60	mV
V_{SL}	Sense Output Low Voltage	I _o = 1mA			0.4	V
I _{SH}	Sense Output Leakage	V _W = 5V; V _{SI} ≥ 1.5V			10	μΑ
I _{SI}	Sense Input Current	V _{SI} =5V		1		μΑ
RESET			<u> </u>	I		
V_{RT}	Reset Threshold Voltage			0.95 x V _{STBY}		V
V _{RTH}	Reset Threhold Hysteresis			0.02 x V _{STBY}		V
V _{RL}	Reset Output Voltage	$I_0 = 1mA$			0.4	V
I _{RH}	Reset Output Leakage	$V_{RT} = V_{STBY}$			10	μΑ
V_{CTth}	Delay Comparator Threshold			0.5 x V _{STBY}		
V _{CThy}	Delay Comparator Threshold Hysteresys			180		mV
I _{CT1}	Timing Capacitor Output Source Current			7.5		μΑ
R _{CT2}	Timing Capacitor Output Pull- Down equivalent Resistor			150		Ω

DIAGNOSTIC PARAMETERS

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
HSD1W1	High Side Driver 1 Overcurrent Warning activation			0.95		Α
HSD1W2	High Side Driver 1 Open Load Warning activation	HSD1 output voltage in test mode		3		V
HSD1W2 TEST	High Side Driver 1 V _{DD} Short Warning activation in test mode	HSD1 in test mode Measure V _{VDD-LIN} -V _{HSD1}		1.5		V
HSD2W1	High Side Driver 2 Overcurrent Warning activation			0.7		Α

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
HSD2W2	High Side Driver 2 Open Load Warning activation	HSD2 output voltage in test mode		3		V
HSD2W3	High Side Driver 2 V _{DD} Short Warning activation in test mode	==				
THW	Thermal warning activation			145		°C
IRQ - Inte	rrupt Request Pin					
IRQ-L	IRQ Low voltage	I _o = 1mA			0.4	V
IRQ-H	IRQ Leakage	V _{irq} = 5V			1	μΑ

SPI INTERFACE

Symbol	Alt	Parameter	Test Conditions	Min.	Max.	Unit
Recomme	ended DC	Operating Voltage		<u> </u>		
V_{SPI}		Supply Voltage for SPI I/O		3	5.5	V
Input Para	ameters (Tamb = 25°C, f = 1MHz)		<u> </u>		
C _{IN}		Input Capacitance (D)			8	pF
C _{IN}		Input Capacitance (others pins)			6	pF
t _{LPF}		Input Signal Pulse Width			10	ns
DC Chara	cteristics	$T_{amb} = -40 \text{ to } 85^{\circ}\text{C}, V_{SPI} = 3V \text{ to } 50^{\circ}\text{C}$	i.5V)	1		
ILI		Input Leakage Current			2	μΑ
ILO		Output Leakage Current			±2	μΑ
VIL		Input Low Voltage		-0.3	0.3V _{SPI}	V
VIH		Input High Voltage		0.7V _{SPI}	V _{SPI} +1	V
V _{OL}		Output Low Voltage	I _{OL} = 2mA		0.2V _{SPI}	V
VoH		Output High Voltage	I _{OH} = -2mA	0.8V _{SPI}		V
AC Chara	cteristics	(Tamb = -40 to 85°C, V _{SPI} = 3V to	5.5V			
tsclh	tsu	S Setup Time		50		ns
tCLSH	tsH	S Hold Time		50		ns
t _{CH}	t _{WH}	Clock High Time		200		ns
t _{CL}	t _{WL}	Clock Low Time		300		ns
tCLCH	t _{RC}	Clock Rise Time			1	μs
tCHCL	t _{FC}	Clock Fall Time			1	μs
t _{DVCH}	t _{DSU}	Data In Setup Time		50		ns
t _{CHDX}	t _{DH}	Data In Hold Time		50		ns
t _{DLDH}	t _{RI}	Data In Rise Time			1	μs

Symbol	Alt	Parameter	Test Conditions	Min.	Max.	Unit
t _{DHDL}	t _{FI}	Data in Fall Time			1	μs
tshsl	t _{CS}	S Deselect Time	4.5V < V _{SPI} < 5.5V 3V < V _{SPI} < 4.5V	200 250		ns ns
t _{SHQZ}	t _{DIS}	Output Disable Time			150	ns
t _{QVCL}	t _V	Clock Low to Output Valid			250	ns
t _{CLQX}	t _{HO}	Output Hold Time		0		ns
tQLQH	t _{RO}	Output Rise Time			100	ns
tQHQL	t _{FO}	Output Fall Time			100	ns

Figure 1. AC Testing Input Output WaveformsI





Figure 2. SPI Clocking Scheme









Figure 4. Serial Input Timing



FUNCTIONAL DESCRIPTION

REG1 Stand-by Regulator (Figure 5)

The stand-by regulator output voltage can be 5V or 3.3V. It is externally selectable by means of the ADJ pin:

- leaving the ADJ pin open, the output voltage is 5V;
- connecting the ADJ pin to the Vstby pin the output voltage becomes 3.3V.

This regulator is supplied by STCAP pin and provide the reset information.

It has a current protection which limits the maximum allowable output current.

Reset (Figure 6)

The $\overline{\text{RES}}$ pin is an open collector that is activated (that is forced to zero) when the stand-by regulator is not in regulation (including thermal shutdown and faults). The indication that REG1 is in regulation is delayed by a time

set up by the external capacitor CT.

When the $\overline{\text{RES}}$ is switched on, HSD1, HSD2, REG2, PWM are turned off and until the $\overline{\text{RES}}$ is forced to zero only the REG1 and low Voltage Warnings are active.

Low Voltage Warning(Figure 7)

This circuit is able to sense two different voltages through external resistors to increase the overall flexibility.

If S1 pin voltage is higher than Vst, the output mos M1 is off: $\overline{\text{W1}}$ is floating and can be pulled up by an external resistor. If S1 pin voltage goes down and becomes lower than Vst, the mos M1 is turned on and forces $\overline{\text{W1}}$ to zero. The same thing happens for S2 - $\overline{\text{W2}}$.

The outputs $\overline{W1}$ and $\overline{W2}$ can be connected together to get a single output.

REG2 Linear Voltage Regulator (Figure 5)

REG2 is a linear voltage regulator with a dedicated supply pin VIN. The output voltage (between 1.5V and 3.3V) is fixed by an external divider. It can be turned on/off by SPI. It has a current protection which limits the maximum allowable output current.

High Side Drivers (Figure 8)

Two high-side driver with charge pump controlled by SPI are available inside L5953. They are protected against short to ground: the short circuit potection limits the maximum output current.

A diagnostic procedure is available to detect open load, short to battery and overcurrent.

Open load and short to battery can be reveal only in test mode while overcurrent is active only during normal operation of the device. (see OPERATION -page 13

PWM Step Down Voltage Regulator (Figure 9)

The switching regulator inside the L5953 is a voltage control mode (also known as "direct duty cycle") Buck regulator: the error signal coming from the error amplifier is compared with a sawtooth to set on and off times of the power switch.

The feedforward control is introduced to get a quickly response to input voltage changes: the sawtooh has a fixed frequency and an amplitude variable with the battery voltage.

Continuous mode operation is recommended in order to reduce the stress of the output capacitor and of the free-wheeling diode.

Error amplifier and compensation network

The error amplifier (EA) is a voltage amplifier whose non-inverting input is fixed to the reference voltage (1.275V bandgap voltage) and whose inverting input and output are externally available for feedback and frequency compensation.

Figure 5. Linear regulators - Internal pin connections




Figure 6. Reset Internal pin Connection




Figure 7. Low Voltage Warning Block Diagram.




Figure 8. HSD - Internal pin connections




Figure 9. PWM - Internal pin connections





Figure 10. SPI & IRQ Internal pin connections



SPI INTERFACE

Signals Description (Figure 10)

The SPI interface available inside L5953 is able to work both in Mode 0 and Mode 3.

Serial Output (Q). The output pin is used to transfer data serially out of the L5953. Data is shifted out on the falling edge of the serial clock.

Serial Input (D). The input pin is used to transfer data serially into the device. It receives instructions, addresses, and data to be written. Input is latched on the rising edge of the serial clock.

Serial Clock (C). The serial clock provides the timing of the serial interface. Instructions, addresses, or data present at the input pin are latched on the rising edge of the clock input, while data on the Q pin changes after the falling edge of the clock input.

Chip Select (\overline{S}). This input is used to select the L5953. The chip is selected by a high to low transition on the \overline{S} pin. At any time, the chip is deselected by a low to high transition on the \overline{S} pin. As soon as the chip is deselected, the Q pin is at high impedance state. The pin allows multiple L5953 to share the same SPI bus. After power up, the chip is at the deselect state.

SPI Input/Output are supplied by an external supply voltage VSPI while the core is <u>supplied</u> by the stand-by regulator VSTBY. The SPI is resetted by an internal signal whose buffered version is RES.

OPERATIONS

All instructions, addresses and data are shifted in and out of the chip MSB first. Data input (D) is sampled on the first rising edge of clock (C) after the chip select (\overline{S}) goes low. Prior to any operation, a one-byte instruction code must be entered in the chip. This code is entered in the chip. This code is entered via the data input (D), and latched on the rising edge of the clock input (C). To enter an instruction code, the product must have been previously selected $(\overline{S} = low)$. Table 1 shows the instruction set and format for device operation. An invalid instruction (one not contained in table 1) leaves the chip as previously selected.

Write Enable (WREN and Write Disable (WRDI)

The L5953 contains a write enable latch. This latch must be set prior to every WRITE operation. The WREN instruction will set the latch and the WRDI istruction will reset the latch. The latch is reset under all the following conditions:

- Power on
- WRDI instruction executed

As soon as the WREN or WRDI instruction is received by the L5953, the circuit executes the instruction and enters a wait mode until it is deselected.

Table 1. Instruction Set.

Instruction	Description	Instruction Format		
WREN	Set Write Enable Latch	00000110		
WRDI	Reset Write Enable Latch	00000100		
WSTA	Write Status Register	0000010		
RDIA	Read Diagnostic Register	00000101		
RSTA	Read Status Register	00000011		

Table 2. Status Register.

s15	s14	s13	s12	s11	s10	s9	s8	s7	s6	s5	s4	s3	s2	s1	s0
REG2	HSD1	HSD2	TBD	TBD	PWM Freq.	PWM	TBD	Test Mode	START DIAG						

Table 3. Status Register Description

		0	1
s15	REG2 Linear Voltage Regulator 1.5 to 3.3V	Regulator off	Regulator on
s14	High Side Driver 1	HSD1 off	HSD1 on
s13	High Side Driver 2	HSD2 off	HSD2 on
s12	TBD		
s11	TBD		
s10	PWM switching frequency	260kHz	400kHz
s9	PWM Voltage Regulator	PWM1 off	PWM1 on
s8	TBD		
s7	TBD		
s6	TBD		
s5	TBD		
s4	TBD		
s3	TBD		
s2	TBD		
s1	Test Mode	Test Mode off	Test Mode on NOTE: in this case the bits s15 - s2 are internally set to 0 (regulators and high side drivers are in off condition)
s0	Diagnostic	Diagnostic off	Starts the diagnostic procedure: - in Test Mode if s1=1; - during normal operation if s1=0 If s1=0 and s0=1, must be s14 = 1 (HSD1 ON) and s13=1 (HSD2 ON)

Table 4. Diagnostic Register.

d7	d6	d5	d4	d3	d2	d1	d0
Test mode	HSD1W1	HSD1W2	HSD1W3	HSD2W1	HSD2W2	HSD2W3	THW

Table 5. Diagnostic Register Description.

		0	1	
d7	Test mode	The Diagnostic Register is referred to a test performed during the normal working of the L5953	The Diagnostic Register is referred to a test performed in Test mode	
d6	HSD1W1	If d7=0: HSD1 in normal condition; If d7=1: bit value meaningless	If d7=0: HSD1 is in overcurrent If d7=1: bit value meaningless	
d5	HSD1W2	If d7=0: bit value meaningless; If d7=1: HSD1 in normal condition	If d7=0: bit value meaningless If d7=1: an open load is present on HSD1	
d4	HSD1W3	If d7=0: bit value meaningless; If d7=1: HSD1 in normal condition	If d7=0: bit value meaningless If d7=1: HSD1 is shorted to the supply voltage VDD	
d3	HSD2W1	If d7=0: HSD1 in normal condition; If d7=1: bit value meaningless	If d7=0: HSD2 is in overcurrent; If d7=1: bit value meaningless	
d2	HSD2W2	If d7=0: bit value meaningless If d7=1: HSD2 in normal condition	If d7=0: bit value meaningless If d7=1: an open load is present on HSD2	
d1	HSD1W3	If d7=0: bit value meaningless If d7=1: HSD2 in normal condition;	If d7=0: bit value meaningless If d7=1: HSD1 is shorted to the supply voltage VDD	
d0	Thermal Warning	Normal condition	Overtemperature protection activated(Tj>150°C)	

SUMMARY OF THE MAIN OPERATIONS

Operation A

- Test Mode Diagnostic Procedure Start
- 1) WREN instruction (Fig.11)
- 2) WSTA instruction (Fig.12)

Operation B

- Read the Diagnostic Register
 - Case1: after a Test Mode Diagnostic Procedure Start
 - 1) RDIA instruction (Fig.13)
 - 2) Diagnostic Register output (Fig.13)
- NOTE: an operation B must follow an operation A. The delay between the end of the operations A to the start of the operations B must be longer than 100µS

Operation C

■ Write the Status Register

- 1) WREN instruction (Fig.11)
- 2) WSTA instruction (Fig.16)

Operation D

- Read the Status Register
 - 1) RSTA instruction (Fig.17)
 - 2) Status Register output (Fig.17)

Operation E

- Diagnostic Procedure Start
 - 1) WREN instruction (Fig.11)
 - 2) WSTA instruction (Fig.14)

Operation F

■ Read the Diagnostic Register

Case 2: after a Diagnostic Procedure Start

- 1) RDIA instruction (Fig.15)
- 2) Diagnostic Register output (Fig.15)

An operation F must follow an operation E if the pin IRQ is not activated.

The delay between the Operation E and an Operation F must be longer than 100µs.

To be recognized, the fault must be present without interruptions during all the delay above mentionned .

After an Operation F, the bit s0 of the Status Register is resettled (0)

Operation G

- Write operation disabled
 - 1) WRDI instruction (Table 1)

Operation H

- Read the Diagnostic Register case 3: after an IRQ pin activation
 - 1) RDIA instruction (Fig. 15)
 - 2) Diagnostic Register Output (Fig. 15)

The delay between the IRQ activation and an Operation F must be longer than 100 µs

Figure 11. Write Enable Latch Sequence




Figure 12. Test Mode Diagnostic Procedure Start (after a Write Enable Latch Sequence, Fig.11)




Figure 13. Read the Diagnostic registerCase1: after a Test Mode diagnostic procedure start (Fig. 12)




Figure 14. Diagnostic Procedure Start (after a Write Enable Latch Sequence, operation A)




Figure 15. Read the Diagnostic RegisterCase2: during the normal working of the L5953 (after a Diagnostic Procedure Start, Fig.14)




Figure 16. Write the Status Register (after a Write Enable Latch Sequence, operation A)





Figure 17. Read the Status Register



IRQ - Interrupt Request Pin

- It is an open drain pin activated (low) every time a variation occurs in the Diagnostic Register.
- Purpose: to alert the µP that one or more warning bit of the Diagnostic Register has changed from 0 to 1 or from 1 to 0.
- An activation of this pin puts the bit s0 of the Status Register to 1 (START DIAGNOSTIC) like an Operation E (Diagnostic Procedure Start). Then an Operation F has to be executed without an Operation E before.
- After an Operation F, the IRQ pin is disactivated, and goes to 1 if connected to a pull-up resistor.

L5953 - Application Note





Figure 18. Block and Application Diagram





PART LIST on Evaluation Board

C1 = 470 μF	C2 = 220 nF	C3 = 470 μF	C4 = 10 μF	C5 = 1 μF	C6 = 100 nF
$C7 = 470 \mu\text{F}$ $ESR=65 \text{m}\Omega$	C8 = 56nF	C9 = 2.7 nF	C10 = 10 μF	C11 = 4.7 nF	
R1 = 2.2 kΩ	R2 = 2 x 1.5 kΩ in parallel	R3 = 10 kΩ	$R4 = 220 \text{ k}\Omega$	$R5 = 3.3 \text{ k}\Omega$	R6 = 1 kΩ
L1 = 180 μH		D1 = 1N4007 or MBR160	D2 = MBR360		

REG1 OUTPUT VOLTAGE

V_{STBY} = 5V if pin ADJ left floating

 $V_{STBY} = 3.3V$ if pin ADJ is connetted to the pin V_{STBY}

Timing Capacitor

The value for this capacitor has to be chosen according the wanted power-on delay Ta:

$$C11 = \frac{I_{CT1} \cdot T_d}{(0.5 \cdot V_{STBY}) + V_{CTLRY}}$$

where I_{CT1} is the source current used to charge the timing capacitor and V_{STBY} is the REG1 output voltage.

Feedback resistors for REG2

$$R5 = R6 \cdot \left(\frac{V_{LR}}{V_{ref, REG2}}\right) - 1$$

where VLR is the required output voltage for REG2.

External components for PWM regulator

Bootstrap capacitor

The suggested value for the bootstrap capacitor is C6 = 100nF

Here following you find the criteria for the selection of the inductor L1, the free-wheeling diode D2, the output filter capacitor C7, the feedback resistor R1, R2 and the compensation network R3, C8, R4, C9 to have a Buck regulator working in Continuous mode. Continuous mode operation is recommended in order to reduce the stress of the output capacitor and of the free-wheeling diode.

Inductor Selection

The minimum value of the inductor L7 has to be so that the maximum inductor current ripple $\Delta I_{L,max}$ is 20% to 30% of the maximum load current load $I_{o,max}$. The maximum ripple is present when the switching frequency is minimum ($f_{sw,min}$) and the input voltage is maximum ($V_{in,max}$) so the minimum value for the inductor V_{min} is :

$$L_{min} = \frac{V_O}{\Delta I_{L, max}} \cdot 1 - \frac{V_O}{V_{i, max}} \cdot \frac{1}{f_{sw, min}}$$

Output Capacitor Selection

The criteria for the selection of the capacitor C7 is based on the output voltage ripple requirements. The ripple on the output voltage is due to a capacitive contribute, often negligible, equal to

$$\Delta V_{c} = \frac{\Delta I_{L, max}}{8 \cdot C7 \cdot f_{sw, min}}$$

and a resistive contribute given by the ESR of the capacitor and which is equal to

$$\Delta V_{ESR} = ESR \cdot \Delta I_{L, max}$$

 Δ VC fixes the value for C7 while Δ VESR limits the ESR of the capacitor. Usually the capacitor is chosen so that the total ripple on the output regulated voltage Vo is equal to 1% of the value of Vo. If V_{ripple} is the maximum allowed voltage ripple on Vo then it should result:

$$V_{\text{ripple}} \ge \sqrt{\Delta V_c^2 + \Delta V_{\text{ESR}}^2}$$

More often the minimum value of C7 is imposed by other considerations such as to get a good dynamic behaviour of the output voltage in case of large load variations.

Free-wheeling diode

The diode must withstand an average current Id equal to $Id = I_{lim}$ (1- D_{min})

where I_{lim} is the current of intervention of the short circuit protection and D_{min} is the minimum duty cycle. As D_{min} is vey low, the current Id can be assumed equal to I_{lim} .

Compensation Network

In continuous mode, the voltage controlled buck converter showes two poles due to the output LC filter and one zero due to the ESR of the output capacitor. The suggested compensation network introduces two zeros and two poles:

- the zeros compensate the double poles of the LC filter
- one pole compensates the zero due to ESR of the output capacitor
- the second pole is nominally located in the origin which means an infinite gain at frequency null. In
 the reality the DC value of the closed loop gain can not be greater than the DC value of the EA open
 loop gain and the pole is located at very low frequency.

The values for the components of the compensation network can be fixed when the inductor L1 and the output capacitor C7 are chosen.

The necessary steps are following:

1.fix the cross-over frequency f_C of the overall loop gain.

Usually

$$f_c = 0.1 \cdot f_{sw min}$$

where f_{sw.min} is the minimum switching frequency

2. Calculate the high frequency error amplifier gain

$$G_c = 0.25 \cdot f_c \cdot 2 \cdot \pi \cdot \frac{L1}{ESR}$$

3. Chose R3 and calculate

$$C8 \,=\, 2 \cdot \frac{\sqrt{L1 \cdot C7}}{R3}$$

The value for R3 has not to be very high (for example $10K\Omega$) so to limit the error due to an error amplifier input offset current.

L5953

4.Calculate

$$R_{p} = \frac{R3}{\left(\frac{2}{ESR} \cdot \sqrt{\frac{L1}{C7}}\right) - 1}$$

$$RA = R_{p} \cdot \frac{V_{O}}{V_{ref, PWM}}$$

$$R2 = \frac{R_p}{1 - \frac{V_{ref,PWM}}{V_O}}$$

5. Finally calculate

$$R4 = G_C \cdot R1$$


and


$$C9 = 2 \cdot \frac{\sqrt{L1 \cdot C7}}{R4}$$

DIM.	mm			inch			
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α			3.60			0.141	
a1	0.10		0.30	0.004		0.012	
a2			3.30			0.130	
a3	0		0.10	0		0.004	
b	0.22		0.38	0.008		0.015	
С	0.23		0.32	0.009		0.012	
D (1)	15.80		16.00	0.622		0.630	
D1	9.40		9.80	0.370		0.385	
E	13.90		14.50	0.547		0.570	
е		0.65			0.0256		
e3		11.05			0.435		
E1 (1)	10.90		11.10	0.429		0.437	
E2			2.90			0.114	
E3	5.80		6.20	0.228		0.244	
E4	2.90		3.20	0.114		0.126	
G	0		0.10	0		0.004	
Н	15.50		15.90	0.610		0.626	
h			1.10			0.043	
L	0.80		1.10	0.031		0.043	
N	10°(max.)						
S	8 °(max.)						

- (1): "D" and "E1" do not include mold flash or protrusions
 Mold flash or protrusions shall not exceed 0.15mm (0.006 inch)
 Critical dimensions are "a3", "E" and "G".

OUTLINE AND MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com

