



STL5NK65Z

N-CHANNEL 650V - 1.5Ω - 4.2A PowerFLAT™ Zener-Protected SuperMESH[™]Power MOSFET

ТҮРЕ	V _{DSS}	R _{DS(on)}	I _D (1)	Pw (1)
STLNK65Z	650 V	< 1.8 Ω	4.2 A	75 W

- TYPICAL $R_{DS}(on) = 1.5 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- IMPROVED ESD CAPABILITY 12 PROVED ESD CAPAB
- 100% AVALANCHE RATED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY





cluding revolutionary MDmesh™ products.

DESCRIPTION

- **APPLICATIONS**
- LIGHTING
- IDEAL FOR OFF-LINE POWER SUPPLIES, WWW.DZSC ADAPTORS AND PFC

extreme optimization of ST's well established stripbased PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is tak-

en to ensure a very good dv/dt capability for the most demanding applications. Such series comple-

ments ST full range of high voltage MOSFETs in-

ORDERING INFORMATION

SALES 1	YPE	MARKING	PACKAGE	PACKAGING
STL5NK	(65Z	L5NK65Z	PowerFLAT™ (5x5)	TAPE & REEL



STL5NK65Z

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	650	V
V _{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	650	V
V _{GS}	Gate- source Voltage	± 30	V
I _D (2)	Drain Current (continuous) at $T_C = 25^{\circ}C$ (Steady State) Drain Current (continuous) at $T_C = 100^{\circ}C$	0.76 0.48	A A
I _{DM} (2)	Drain Current (pulsed)	3	A
P _{TOT} (2)	Total Dissipation at $T_C = 25^{\circ}C$ (Steady State)	2.5	W
P _{TOT} (1)	Total Dissipation at $T_C = 25^{\circ}C$ (Steady State)	75	W
	Derating Factor (2)	0.02	W/°C
dv/dt (4)	Peak Diode Recovery voltage slope	4.5	V/ns
T _{stg}	Storage Temperature	EE to 150	°C
Тj	Max. Operating Junction Temperature	-55 to 150	

THERMAL DATA

Symbol	Parameter	Max.	Unit
Rthj-F	Thermal Resistance Junction-Foot (Drain)	1.67	°C/W
Rthj-amb (2)	Thermal Resistance Junction-ambient	50	°C/W

Note: 1. The value is rated according to R_{thj-F} .

2. When Mounted on FR-4 Board of 1inch², 2 oz Cu

3. Pulse width limited by safe operating area

4. I_{SD} <4.2A, di/dt<300A/µs, V_{DD} < $V_{(BR)DSS}$, T_J < T_{JMAX}

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	4.2	A
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25 \text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	190	mJ

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	lgs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to souce. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

ELECTRICAL CHARACTERISTICS (TCASE =25°C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _(BR) DSS	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	650			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125 °C			1 50	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±10	μA
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 50 \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 2.1 A		1.5	1.8	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 10 V, I _D = 2.1 A		5		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25V, f = 1 MHz, V _{GS} = 0		680 80 17		pF pF pF
C _{oss eq.} (3)	Equivalent Output Capacitance	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 480 \text{ V}$		98		pF
R _G	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		4		Ω

SWITCHING

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _f t _{d(off)} t _f	Turn-on Delay Time Fall Time Turn-off Delay Time Fall Time	$\label{eq:VDD} \begin{array}{l} V_{DD} = 325 \ \text{V}, \ \text{I}_{D} = 2.1 \ \text{A} \\ \text{R}_{G} = 4.7\Omega \ \text{V}_{\text{GS}} = 10 \ \text{V} \\ \text{(Resistive Load see, Figure 3)} \end{array}$		20 15 140 40		ns ns ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 520V, I_D = 4.2 \text{ A}, V_{GS} = 10V$		25 4.4 13.7	35	nC nC nC

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				0.76 3	A A
V _{SD} (1)	Forward On Voltage	$I_{SD} = 0.76 \text{ A}, V_{GS} = 0$			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 4.2 \text{ A}, \text{ di/dt} = 100 \text{A/} \mu \text{s}$ $V_{DD} = 100 \text{V}, T_j = 150 ^{\circ} \text{C}$ (see test circuit, Figure 5)		375 1.76 10		ns μC Α

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
3. C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

T

STL5NK65Z

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



DIM.		mm.		inch			
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.	
А		0.90	1.00		0.035	0.039	
A1		0.02	0.05		0.001	0.002	
b	0.43	0.51	0.58	0.017	0.020	0.023	
С	0.64	0.71	0.79	0.025	0.028	0.031	
D		5.00			0.197		
Е		5.00			0.197		
E2	2.49	2.57	2.64	0.098	0.101	0.104	
е		1.27			0.050		





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com