

SANYO	No.917D	<div style="text-align: right; font-size: 2em; font-weight: bold; margin-bottom: 10px;">LA6324</div> Monolithic Linear IC HIGH-PERFORMANCE QUAD OPERATIONAL AMP
--------------	---------	--

The LA6324 consists of four independent, high-performance, internally phase compensated operational amplifiers that are designed to operate from a single power supply over a wide range of voltages. These four operational amplifiers are packaged in a single package. As in case of conventional general-purpose operational amplifiers, operation from dual power supplies is also possible and the power dissipation is low.

It can be applied to various uses in commercial and industrial equipment including all types of transducer amplifiers, DC amplifiers.

FEATURES

- Phase compensation not required.
- Wide operation power supply voltage: 3.0 ~ 30.0 V (single supply)
±1.5 ~ ±15.0 V (dual supplies)
- Input voltage includes the neighborhood of GND level; output voltage V_{out} is from 0 to $V_{CC}-1.5$ V.
- Low current dissipation; $I_{CC}=0.6$ mA typ/ $R_L=\infty$


MAXIMUM RATINGS/ $T_a = 25^\circ\text{C}$

			unit
Maximum supply voltage	V_{CC}	32	V
Differential input voltage	V_{ID}	32	V
Maximum input voltage	$V_{IN\ max}$	-0.3 ~ +32	V
Allowable power dissipation	$P_d\ max$	720	mW
Operating temperature	T_{opg}	-30 ~ +85	$^\circ\text{C}$
Storage temperature	T_{stg}	-55 ~ +125	$^\circ\text{C}$


OPERATING CHARACTERISTICS/ $T_a = 25^\circ\text{C}, V_{CC} = +5$ V

		Test circuit	min	typ	max	unit
Input offset voltage	V_{IO}	1		±2	±7	mV
Input offset current	I_{IO}	2		±5	±50	nA
Input bias current	I_B	3		45	250	nA
Common-mode input voltage range	V_{ICM}	4	0		$V_{CC}-1.5$	V
Common-mode rejection ratio	CMR	4	65	80		dB
Large amplitude voltage gain	VG	5	25	100		V/mV
Output voltage range	V_{OUT}		0		$V_{CC}-1.5$	V
Power supply rejection ratio	SVR	6	65	100		dB
Channel separation		7		120		dB
Current dissipation	I_{CC}	8		0.6	2	mA
	I_{CC}			1.5	3	
Output current (source)	$I_{O\ source}$	9	20	40		mA
Output current (sink)	$I_{O\ sink}$	10	10	20		


Equivalent circuit (1 unit)



Pin Assignment




Case Outline 3003A-D141C (unit:mm)



Specifications and information herein are subject to change without notice.


Test Circuits

1 Input offset voltage V_{IO}




$$V_{IO} = \frac{VF1}{1 + R2/R1}$$

2 Input offset current I_{IO}




$$I_{IO} = \frac{VF2 - VF1}{R(1 + R2/R1)}$$

3 Input bias current I_B




$$I_B = \frac{VF4 - VF3}{2R(1 + R2/R1)}$$

4 Common-mode rejection ratio CMR
Common-mode input voltage range V_{ICM}




$$CMR = 20 \log \frac{(EC1 - EC2)(1 + R2/R1)}{VF5 - VF6}$$

5 Voltage gain V_G




$$V_G = \frac{(EK1 - EK2)(1 + R2/R1)}{VF8 - VF7}$$

6 Power supply rejection ratio SVR




$$SVR (+) = 20 \log \frac{(1 + R2/R1)(VCC1 - VCC2)}{VF9 - VF10}$$



$$SVR (-) = 20 \log \frac{(1 + R2/R1)(VEE1 - VEE2)}{VF11 - VF12}$$

7 Channel separation CS



SW: a

$$CS (A \rightarrow B) = 20 \log \frac{R2 \cdot VOA}{R1 \cdot VOB}$$


SW: b

$$CS (B \rightarrow A) = 20 \log \frac{R2 \cdot VOB}{R1 \cdot VOA}$$


These apply also to other channels.

LA6324








8 Current dissipation I_{CC}




9 Output current I_O source




10 Output current I_O sink






Sample Application Circuits


Non-inverting DC amplifier



Inverting AC amplifier



Square wave oscillator



Information furnished by SANYO is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use; nor for any infringements of patents or other rights of third parties which may result from its use, and no license is granted by implication or otherwise under any patent or patent rights of SANYO.