捷多邦,专业PCB打样工厂,24小时加急出货



Monolithic Linear IC

LA8518NM

Signal Processor for Cordless Telephone Base Sets

Functions

Speech network block

- 2-wire/4-wire conversion
- Line driver
- Transmitting amplifier
- Receiving amplifier (with ATT)
- Power supply switching circuit
- Impedance matching
- DTMF interface
- · Key tone interface
- · BN circuit network switching circuit (BN = Balancing Network)

Signal processor block

- Record preamplifier (with ALC)
- · Record amplifier
- Power amplifier ($V_{CC} = 5 \text{ V}, \text{ R}_{L} = 8 \Omega, \text{ P}_{O} = 200 \text{ mW}$)
- Playback equalizer amplifier
- Voice detector (VOX)
- Electronic volume control (4 dB, 7 steps)

Crosspoint switch block

- Crosspoint switches (mixing available)
- · CPU interface


Features


- Because it is possible to switch the Balancing Network between two systems, one for the near end and one for the far end, in accordance with the line current, this IC provides excellent sidetone characteristics over a wide range of line currents.
- Receiver amplifier supports ceramic receivers and dynamic receivers.
- · Power amplifier on chip $(V_{CC} = 5 \text{ V}, \text{ R}_{L} = 8 \Omega, \text{ P}_{O} = 200 \text{ mW}).$
- Crosspoint switches allow full mixing, permitting the implementation of a variety of functions, such as three- or four-way calls.
- Digital volume control on chip (power system output). WWW.DZSC.COM

Package Dimensions

unit : mm

3159-QFP64E





SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Specifications

Maximum Ratings at Ta = $25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _L max	Speech network block	15	V
	V _{CC} max	Other than speech network block	10	V
Line current	I _L max		130	mA
Allowable power dissipation	Pd max		1.05	W
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +150	°C

Operating Conditions at Ta = $25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}	Other than speech network block	5	V
Operating supply voltage range	V _{CC} op		4.5 to 7.5	V

Operating Characteristics at Ta = 25° C, f = 1 kHz

Parameter	Symbol	Conditions	min	typ	max	Unit
[Speech Network Block (External	l power supply	operating characteristics)]	L			
Line voltage	V _L	I _L = 20 mA	3.3	3.9	4.3	V
		I _L = 50 mA	4.9	5.7	6.5	V
		I _L = 120 mA	7.8	9.3	10.8	V
Internal supply voltage	V _{SP}	I _L = 20 mA	4.5	4.8	5.0	V
		I _L = 50 mA	4.5	4.8	5.0	V
		I _L = 120 mA	4.5	4.8	5.0	V
Transmitting gain	GT	I _L = 20 mA, V _{IN} = -55 dBV	43	45	47	dB
		I _L = 120 mA, V _{IN} = -55 dBV	39	41	43	dB
Receiving gain	G _R	$I_{L} = 20 \text{ mA}, V_{IN} = -20 \text{ dBV}$	-3.0	-1.0	+1.0	dB
		I _L = 120 mA, V _{IN} = -20 dBV	-9.5	-7.5	-5.5	dB
DTMF gain	G _{MF}	I _L = 20 mA, V _{IN} = -30 dBV	28	30	32	dB
		I _L = 120 mA, V _{IN} = -30 dBV	24	26	28	dB
KT gain	G _{KT}	$I_{L} = 20 \text{ mA}, V_{IN} = -40 \text{ dBV}$	9	11	13	dB
		I _L = 120 mA, V _{IN} = -40 dBV	9	11	13	dB
Transmitting dynamic range	DRT	I _L = 20 mA, THD = 4%	2.5			Vp-p
		I _L = 120 mA, THD = 4%	4.5			Vp-p
Receiving dynamic range	DR _{DR}	I _L = 20 mA, THD = 10%	0.5			Vp-p
(Single $R_L = 150 \Omega$)		I _L = 120 mA, THD = 10%	0.5			Vp-p
Receiving dynamic range	DR _{SR}	I _L = 20 mA, THD = 10%	5			Vp-p
$(BTL R_L = 3 k\Omega)$	_	I _L = 120 mA, THD = 10%	5			Vp-p
MUTE high-level input voltage	VIH	I _L = 20 mA to 120 mA	0.6VSP			V
MUTE low-level input voltage	VIL	I _L = 20 mA to 120 mA	0		0.4	V
Transmitting PADC attenuation	ΔGT	$I_L = 30 \text{ mA}$, ground at 24 k Ω		3.6		dB
Receiving PADC attenuation	∆G _R	$I_L = 30 \text{ mA}$, ground at 24 k Ω		6.5		dB
Internal reference voltage	V _{REF}	I _L = 20 mA		2.3		V
		I _L = 50 mA		2.3		V
		I _L = 120 mA		2.3		V
[Speech Network Block (Operatir	ng characteristi	cs when power is off)]	L			
Line voltage	VL	I _L = 20 mA	3.3	3.8	4.3	V
		$I_L = 50 \text{ mA}$	4.8	5.4	6.2	V
		I _L = 120 mA	7.2	8.7	10.2	V
Internal supply voltage	V _{SP}	$I_L = 20 \text{ mA}$	1.7	1.9	2.1	V
-		$I_L = 50 \text{ mA}$	2.5	2.8	3.1	V
		$I_{L} = 120 \text{ mA}$	4.55	4.85	5.15	V

Continued from preceding page.

Parameter	Symbol	Conditions	min	typ	max	Unit
Transmitting gain	GT	$I_{L} = 20 \text{ mA}, V_{IN} = -55 \text{ dBV}$	42	44	46	dB
		$I_L = 120 \text{ mA}, V_{IN} = -55 \text{ dBV}$	39	41	43	dB
Receiving gain	G _R	$I_{L} = 20 \text{ mA}, V_{IN} = -20 \text{ dBV}$	-4.5	-2.5	-0.5	dB
		$I_L = 120 \text{ mA}, V_{IN} = -20 \text{ dBV}$	-9	-7	-5	dB
DTMF gain	G _{MF}	$I_{L} = 20 \text{ mA}, V_{IN} = -30 \text{ dBV}$	27	29	31	dB
		$I_L = 120 \text{ mA}, V_{IN} = -30 \text{ dBV}$	24	26	28	dB
KT gain	G _{KT}	$I_{L} = 20 \text{ mA}, V_{IN} = -40 \text{ dBV}$	6.7	8.7	10.7	dB
		$I_{L} = 120 \text{ mA}, V_{IN} = -40 \text{ dBV}$	9	11	13	dB
Transmitting dynamic range	DR _T	I _L = 20 mA, THD = 4 %	2.5			Vp-p
		I _L = 120 mA, THD = 4 %	4.5			Vp-p
Receiving dynamic range	DR _{DR}	I _L = 20 mA, THD = 10%	0.3			Vp-p
(Single $R_L = 150 \Omega$)		I _L = 120 mA, THD = 10%	0.5			Vp-p
Receiving dynamic range	DR _{SR}	I _L = 20 mA, THD = 10%	2			Vp-p
$(BTL R_L = 3 k\Omega)$		I _L = 120 mA, THD = 10%	6			Vp-р
MUTE high-level input voltage	VIH	I _L = 20 mA to 120 mA	0.6VSP			V
MUTE low-level input voltage	VIL	I _L = 20 mA to 120 mA	0		0.4	V
Transmitting PADC attenuation	ΔG_T	$I_L = 30 \text{ mA}$, ground at 24 k Ω		3.7		dB
Receiving PADC attenuation	ΔG_R	$I_L = 30 \text{ mA}$, ground at 24 k Ω		6.3		dB
Internal reference voltage	V _{REF}	I _L = 20 mA		0.65		V
		I _L = 50 mA		1.0		V
		I _L = 120 mA		1.7		V

Operating Characteristics at Ta = 25° C, f = 1 kHz

Parameter	Symbol	Conditions	min	typ	max	Unit
[Audio Signal Processing Block]						
PRE AMP Input from crosspoint	switch					
Voltage gain	VG _C	-45 dBV input	6	8	10	dB
Total harmonic distortion	THD	-20 dBV input		0.4	1.0	%
ALC saturation output level	V _{OS}	-20 dBV input	90	110	130	mVrms
ALC range	ALCW	From when ALC is on until THD is 1%	15			dB
Equivalent input noise voltage	V _{NI}	Input AC-shorted, 20 to 20 kHz		5.0	10	μVrms
PB AMP						
Voltage gain	VGE	-60 dBV input	46.5	48.5	50.5	dB
Total harmonic distortion	THD	-60 dBV input		0.5	1.5	%
Equivalent input noise voltage	V _{NI}	Pin AC-shorted, 20 to 20 kHz		5.0	10	μVrms
OGM AMP			•			•
Voltage gain	VG _G	-20 dBV input	7	9	11	dB
Total harmonic distortion	THD	-20 dBV input		0.1	1.0	%
REC AMP						
Voltage gain	VG _R	Pin 20 Z_{AC} = 8.1 k Ω , between pins 25 and 21	4	6	8	dB
Output bias voltage (Voltage at pin 21)	VB	Pin 20 Z_{DC} = 15 k Ω , pin 21 load = 8.2 k Ω	0.8	1.0	1.2	V
Total harmonic distortion	THD			0.8	1.5	%
MIC AMP						
Voltage gain	VG _M	-40 dBV input	27	29	31	dB
Total harmonic distortion	THD	-40 dBV input		0.1	1.0	%
Equivalent input noise voltage	V _{NI}	Pin 33 AC-shorted, 20 to 20 kHz		2.0	5	μVrms
POWER AMP $R_L = 8 \Omega$			•			•
Voltage gain	VGP	-30 dBV input	28	30	32	dB
Output voltage	Po	THD = 10%	200	250		mW
Total harmonic distortion	THD	-30 dBV input		0.6	1.5	%
Input resistance	R _{IN}			15		kΩ
Ripple rejection ratio	SVRR	Rg = 0, fr = 100 Hz, Vr = -20 dBV	40			dB
Output noise voltage	V _{NO}	Pin 42 AC-shorted, 20 to 20 kHz		0.04	0.1	µVrms


Continued from preceding page.

Parameter	Symbol	Conditions	min	typ	max	Unit
VOX						
Sensitivity 1	V _{OXL}	-24 dBV input			0.3	V
Sensitivity 2	V _{OXH}	-27 dBV input	4.8			V
Electronic volume control						
Step width	E _{VRW}			3.8		dB
VREF						
Output voltage	V _{REF}		2.1	2.3	2.5	V
Control						
Clock frequency	F _{CK}				500	kHz
High-level input signal	V _H		3			V
Low-level input signal	VL				1.5	V
Power supply switch	-					
Pin 31 voltage 1	V _{CH1}	The voltage applied to pin 31 is effective	3.5			V
Pin 31 voltage 2	V _{CH2}	The voltage supplied from pin 64 is effective			1.2	V
Quiescent current	Icco	Power amplifier on	19	26	35	mA


Block Diagram 44. PWR MONI 54. RV OUT2
55. KT IN
56. TI IN
57. TI NF
58. TI OUT 45. VOX OUT 59. TA IN 60. DTMF IN 39. PWR OUT 52. RV NF 53. RV OUT1 41. PWR NF 36. VOX IN 37. VOX C 48. CLOCK 49. RESET 42. PWR IN 38. P.GND 40. P.V_{CC} 50. PAD.C 51. MUTE 63. S.V_{CC} 64. V_L 47. DATA 62. VSP 43. D.C 46. CE 61. REF 9. HAND MONI 20. BIAS/GAIN 21. HEAD 13. AUX IN 14. LINE OUT 17. DOOR OUT 18. AUX OUT 19. GND 28. OGM IN 29. OGM OUT 30. V_{REF} 31. V_{CC} 32. VOX TH 8. HAND NF 15. RF1 OUT 16. RF2 OUT 24. PRE NF 25. PRE OUT 34. MIC NF 35. MIC OUT 12. DOOR IN 22. PB NF 23. PB OUT 26. ALC IN 27. ALC CT 5. GND (SP) 7. RI OUT 33. MIC IN 11. RF2 IN 10. RF1 IN 6. RI IN 4. BN2 2. TOO 3. BN1 1. TOI A84794 Ęŧ VOX OUT CLOCK DATA 50 빙 Ş ۲ TWD MONI CPU Interface 8 Eva Electronic volume control ANP T383A (4 XOX a ... VAEF **1 1 1 1 1 1 1 1** Ľ, 44ND Net / 344 ∐" ENG Ľ TINBNAT ₩ŧ . 9 c 2 242 GAIN CTL AND ower supply 1 4 6 r# Lt. Line amp Lt. REDEIVER ANP Ę Ţ Z HE2 HAND ¥ ↓ ľ Ľ Converter 1 Converter 2 Interphone ţ

LA8518NM


Test Circuit Diagram




Sample Application Circuit









The address table is shown on the following page:

Note 1: Because there is a power-on reset function, all crosspoint switches and control switches are reset when the external power supply (V_{CC} at pin 31) is turned on.

Note 2: SW2 and SW3 in the block diagram are controlled by the MUTE pin (pin 51); the signals that are enabled are shown below.

MUTE pin	SW2	SW3
Н	Transmitting (Pin 58) TAIN (Pin 59)	Receiving (Pin 7)
L	DTMF (Pin 60)	KT (Pin 55)

- Address chart -

						Input				
		LINE	HAND	RF1	RF2	DOOR	AUX	MIC	OGM	PRE
	LINE	—	01	02	03	—	04	05	06	—
	HAND	07	—	08	09	0A	0B	—	0C	—
	RF1	0D	0E	—	0F	10	11	12	13	—
Output	RF2	14	15	16	—	17	18	19	1A	—
Output	DOOR	—	1B	1C	1D	_	1E	1F	20	—
	AUX	21	22	23	24	25	26	27	28	—
	PWR	29	_	2A	2B	2C	2D	_	2E	37
	PRE	2F	30	31	32	33	34	35	36	—

Other Control Switches


- 00 All crosspoint switches and control switches off *2
- 38 Mixing switch for PB amplifier-OGM amplifier on
- 39 Transmitting/receiving CTL (SW1 and SW2 in the block diagram) *1

 $0 \, dB$

- 3A Receiver amplifier ATT Set to 0 dB
- 3B Line amplifier ATT Set to -6 dB
- 3C ALC on
- 3D PB amplifier on
- 3E REC amplifier on
- 3F Power amplifier on
- 40 Electronic volume control
- 41 Electronic volume control –4dB
- 42 Electronic volume control –8dB
- 43 Electronic volume control -12dB
- 44 Electronic volume control -16dB
- 45 Electronic volume control –20dB
- 46 Electronic volume control -24dB
- 47 Electronic volume control –28dB
- *1: When address 39 is on, SW1 enables the transmitting amplifier output (pin 58) signal, and SW4 enables the receiving amplifier output (pin 7) or KT (pin 55) signal. If voltage is not supplied to pin 31 (V_{CC}) (power is off), the status of SW1 and SW4 is the same as address 39 is in on state.
- *2: When setting address 00 and 40 to 47, "D" data may be either "0" or "1".
- Note 1: The receiver amplifier ATT is set to -6 dB when power is first applied, when a reset is performed, and when all of the switches are off.

*2

- Note 2: The line amplifier ATT is set to 0 dB when power is first applied, when a reset is performed, and when all of the switches are off.
- Note 3: The electronic volume control is set to 0 dB when power is first applied, when a reset is performed, and when all of the switches are off.
- Note 4: The addresses are given in hexadecimal notation.



- (Chip enable setup time) • t_{CS}
- (Chip enable hold time) • t_{CH}
- (Data setup time) • t_{DS}
- (Data hold time) • t_{DH}
- t_{WC} (Chip enable pulse width)
- t_{WR} (Reset pulse width)

1µs or longer 1µs or longer

Note: The control data must input 400 ms or longer after the supply voltage is applied to V_{CC} (pin 31).

Input Port Timing

Pin Functions


Pin No.	Pin Name	Internal Equivalent Circuit	Pin Function
64 1 2	VL Tol Too	64 3 k D 1 56.2 k D \$1000 2 A04790	 Line current input pin, line voltage pin. Transmitting output current input pin. Transmitting output current output pin.
3 4	BN1 BN2	64 VL 3 4 4 4 4 4 4 4 4 4 4 4 4 4	 BN switch pin 1. BN switch pin 2. Connect when there are two balancing network circuits. Open when not used.
5	GND (SP)		Speech network system GND pin.
6 7	RI IN RI OUT	VSP VSP VSP () () () () () () () () () ()	 Receiving input amplifier – input pin. Receiving input amplifier output pin.
8 9	HAND NF HAND MONI	B (B) (B) (B) (B) (C) (B) (C) (C) (C) (C) (C) (C) (C) (C	 Handset amplifier – input pin. Handset amplifier output pin.
10 11 13	RF1 IN RF2 IN AUX IN	VCC VREF 30K 2 10,11 13 777 777 777 777 777 777 777 777 77	 Compander 1 input pin. Compander 2 input pin. Unused input pin.
12	DOOR IN	12 12 12 12 12 12 12 12 12 12	 Amplifier input pin for interphone. Because there is a feedback resistor (30 kΩ) on chip, the input is passed through an external resistor.

Continued from preceding page.

14	LINE OUT		Line output pin.
		× 10k0 ₹ ▲ → → → → → → → → → → → → → → → → → → →	
15 16 17 18	RF1 OUT RE2 OUT DOOR OUT AUX OUT	VCC VCC VCC 10ka 15,16 17,18 10ka 17,18 10ka 17,18 10ka 17,18	 Compander 1 input pin. Compander 2 input pin. Interphone output pin. Auxiliary output pin.
19	GND		Signal processing system GND.
20 21	BIAS/GAIN HEAD	2120	 Bias pin. The REC amplifier gain and the REC bias gain can be controlled by an external resistor. REC amplifier output pin and PB amplifier + input pin.
22 24	PB NF PRE NF	×CC +++++++++++++++++++++++++++++++++++	 PB amplifier – input pin. PRE amplifier – input pin.
23 25 35	PB OUT PRE OUT MIC OUT	VCC 23,25,35	 PB amplifier output pin. PRE amplifier output pin. MIC amplifier output pin
26	ALC IN		 ALC input pin. Input from the PRE output (pin 25) via a coupling capacitor. In addition, the ALC level can be adjusted by connecting resistors in series.

LA8518NM

Continued from preceding page.



LA8518NM

Continued from preceding page.

Pin No.	Pin Name	Internal Equivalent Circuit	Pin Function
38	P. GND		Power system GND pin.
40	P. V _{CC}		Power system power supply pin.
39 41 42 43	PWR OUT PWR NF PWR IN D.C	P.VCC 43 43 43 42 40k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0 15k0	 Power amplifier output pin. Goes to high impedance when MUTE is on. Power amplifier – input pin. Power amplifier + input pin. Power amplifier reference voltage pin (approximately 4/9 × P. V_{CC}).
44	PWR MONI	AD4809	Output pin for power amplifier.
45	VOX OUT		VOX output pin. Open collector output.
46 47 48 49	CE DATA CLOCK RESET	VCC 100k 2 100k 2 1	 Chip enable input pin. Data input pin. Clock input pin. Reset pin. Power-on reset.
50	PADC	50 22K Q MO4812	• Pad control pin. By connecting this pin to GND or to S. V_{CC} (pin 63) through a resistor, it is possible to use the line current for gain control and to control the operating current for BN switching.

Continued from preceding page.


Pin No.	Pin Name	Internal Equivalent Circuit	Pin Function
51	MUTE		 Mute pin. Switches the transmitting signal and the DTMF signal in the transmitting system, and the receiving signal and the KT signal in the receiving system (SW2 and SW3 in the block diagram). When low, the DTMF and KT signals are valid.
52 53 54	RV NF RV OUT1 RV OUT2	52 52 53,54 404814	 Receiver amplifier – input pin. Receiver amplifier 1 output pin. Receiver amplifier 2 output pin.
55	KT IN	VSP REF () S5 VSP AD4815	• Key tone input pin.
56 57 58	TI IN TI NF TI OUT	VSP 57 56 56 56 56 58 58 404615	 Transmission input amplifier + input. Because bias voltage is not applied internally, connect signal from REF (pin 61) via a resistor. Transmission input amplifier – input pin. Transmission input amplifier output pin.
59	TA IN	VSP REF () SO SO A04817	• Input pin for LINE output pin.
60	DTMF IN	VSP REF SOK BO FO FO FO FO FO FO FO FO FO F	Input for DTMF input pin.

Continued from preceding page.

Pin No.	Pin Name	Internal Equivalent Circuit	Pin Function
61	REF	61 10k 0 WREF Power supply ON A04819	- Speech network system internal reference voltage output. When the V _{CC} (pin 31) voltage is 3.5 V or more, V _{REF} (pin 30) is output. When the V _{CC} voltage is 1.2 V or less, voltage of approximately (2/5) × V _{SP} is output.
62	V _{SP}		• Speech network system internal power supply. When the V _{CC} (pin 31) voltage is 3.5 V or more, (V _{CC} applied voltage or thereabout – 0.3 V) is output. When the V _{CC} voltage is 1.2 V or less, (S. V _{CC} (pin 63) or thereabout – 0.3 V) is output.
63	S. V _{CC}		- Speech network system power supply. When the V_{CC} (pin 31) voltage is 1.2 V or less, voltage is supplied to V_{SP} (pin 62) from the line voltage.

Usage Explanations

- · Speech network
 - External Transistors



Because the IC has a built-in power amplifier, for reasons concerning allowable power dissipation, connect a transistor for heat dissipation purposes as shown in Fig. 1 so that the line current is consumed externally from the IC. In addition, when establishing the allowable power for R1 and R2, take into consideration the maximum line current that can be expected. * When oscillation is generated due to the load state between V_L-GND, insert C1 (about 0.1µF).


· DC resistance conversion method

By varying R2 in Fig. 1, it is possible to change the DC resistance. (Refer to the graphs below.)

* Note that varying R2 will also change the transmitting system gain and the balancing network conditions.

• AC impedance setting method


The AC impedance is basically determined by R3 (620 Ω) and C2 (220 μ F) in Fig. 1. Because AC loads other than the speech network will be placed on the line, adjust the AC impedance in conjunction with the speech network impedance. * Note that varying R3 changes the DC resistance.



· Balancing Network


It is possible to switch the Balancing Network between two systems, one for the near end and one for the far end, in accordance with the line current. (Refer to Fig. 1 for the connection method.) In addition, the switching point can be varied by connecting the PADC pin (pin 50) to GND or to S. V_{CC} (pin 63) via a resistor.

(When using only one Balancing Network, refer to Fig. 2.)




Note) The constant of Balancing Network is a reference value.


· The DC characteristics when the power is off




By connecting a load to V_{SP} (pin 62), it is possible to change the DC characteristics without changing the DC characteristics only when the power is off. (Refer to the diagram below.)



- Receiver Amplifier Application Circuit
 - ① When using the dynamic receiver




(2) When using the ceramic receiver






• The Receiver Amplifier Attenuator




Normally, the attenuator is set to -6 dB. It is set to 0 dB when serial data 3A is on.

• Gain Distribution



*1 $I_L = 20 \text{ mA}$ *2 $I_L = 120 \text{ mA}$

Note 1) Terminal of line 600 Ω




*1 $I_L = 20 \text{ mA}$ *2 $I_L = 120 \text{ mA}$

*3 When serial data 3A is turned on.

Note 2) The gain values are approximate values. Note 3) The values shown in parentheses can be varied externally.

Speech Network Block Switch Operation



SW2 and SW3 are controlled by pin 51 (MUTE), while SW1 and SW4 are controlled by the serial data (address 39). (SW2 and SW3, and SW1 and SW4 are coupled to each other.)

SW1, SW4 operation

Condition	SW1	SW4
Power on (Initial state)	1	1
Address 39 on	2	2
Power off	2	2

* When the power is off, SW1 and SW2 are fixed at "2" and cannot be switched.

SW2, SW3 operation

Pin 51 (MUTE)	SW2	SW3
High	1	1
Low	2	2


* SW2 and SW3 operate as shown in the table at left, regardless of whether the power is on or off.

• LINE amplifier attenuator

Normally, the attenuator is set to 0 dB. It is set to -6 dB when serial data 3 dB is on.



• REC amplifier V/I conversion




In order to derive the recording current for the DC bias, this circuit performs V/I conversion. The conversion gain and the bias current can be controlled by the external resistor connected to pin 20. Current equal to the current output from pin 20 is output from pin 22.

DC bias current = 2.3 V/(100 Ω + 15 k Ω) \Rightarrow 150 μ A


Signal current = 1.0 Vp-p/(100 Ω + 15 k Ω //22 k Ω) \approx 110 μ Ap-p

• vox

- (1) The VOX circuit determines whether or not conversation is taking place. If the VOX input (pin 36) signal is -24dB or higher, the VOX output (pin 45) goes low. The output level is adjusted by inserting a resistor between VOX TH (pin 32) and V_{REF} (pin 30).
- ② Because the circuit can be used as a waveform shaper by connecting VOX C (pin 37) to V_{CC} (setting pin 37 high), a 400 Hz beep tone can be detected.



• Power amplifier application



SP : 8 to 16 Ω Voltage gain: 20 to 30 dB No capacitor for frequency characteristics adjustment • connected to the feedback resistor.

* The phase compensation capacitor C2 should be located near the IC.

* When muting (address 3F "off"), the impedance of the power amplifier output (pin 39) is high.

• Serial control mode example Below are the basic modes.

Mode				;	Seria	Data	а		Addroop	Demeska	
		A6	A5	A4	A3	A2	A1	A0	D0	Address	Remarks
ICM REC		0 0 0 0	1 1 1 1	0 1 1 1 1	1 0 1 1	1 1 1 1 1	1 1 0 1 1	1 1 0 0 1	1 1 1 1 1	2F 37 3C 3E 3F	Input LINE, output PRE Input PRE, output PWR ALC ON REC ON PWR ON
2 WAY REC	(Base set)	0 0 0 0 0	0 0 1 1 1	0 0 1 1	0 0 1 0 1	0 1 1 0 1	0 1 1 0 1	1 1 0 0	1 1 1 1 1	01 07 2F 30 3C 3E	Input HAND, output LINE Input LINE, output HAND Input LINE, output PRE Input HAND, output PRE ALC ON REC ON
	(Handset)	0 0 0 0 0	0 0 1 1 1	0 0 1 1	0 1 1 0 1	0 1 1 0 1	1 0 1 0 1	0 1 1 0 0	1 1 1 1 1	02 0D 2F 31 3C 3E	Input RF1, output LINE Input LINE, output RF1 Input LINE, output PRE Input RF1, output PRE ALC ON REC ON
DECT REC		0 0 0	1 1 1	1 1 1	0 1 1	1 1 1	0 0 1	1 0 0	1 1 1	35 3C 3E	Input MIC, output PRE ALC ON REC ON
2 WAY BEEP	(Base set)	0 0 0 0 0 0 0 0 0 0	0 1 1 0 1 1 1 1 1 1	0 0 1 0 1 1 1 1	0 0 1 0 1 1 1 1	0 1 1 0 1 1 0 1 1	0 1 1 1 1 1 0 1 1	1 1 0 0 1 0 1 0	1 1 1 1 1 1 1	01 07 2F 30 06 2E 3B 3C 3E 3F	Input HAND, output LINE Input LINE, output HAND Input LINE, output PRE Input HAND, output PRE Input OGM, output LINE Input OGM, output PWR LINE -6dB ALC ON REC ON PWR ON
	(Handset)	0 0 0 0 0 0 0 0 0	0 0 1 1 0 1 1 1 1	0 0 1 0 0 1 1 1	0 1 0 1 1 1 1	0 1 1 0 1 1 0 1 1	1 0 1 1 1 1 0 1	0 1 1 0 0 1 0 0	1 1 1 1 1 1 1	02 0D 2F 31 06 2E 3B 3C 3E	Input RF1, output LINE Input LINE, output RF1 Input LINE, output PRE Input RF1, output PRE Input OGM, output LINE Input OGM, output PWR LINE –6dB ALC ON REC ON
ICM OUT		0 0 0 0	0 1 1 1	0 0 1 1 1	0 1 1 1 1	1 1 0 1 1	1 1 0 0 1	0 0 1 1	1 1 1 1	06 2E 38 3D 3F	Input OGM, output LINE Input OGM, output PWR Mix OGM and PB PB ON PWR ON

LA8518NM

Mode				;	Seria	l Data	a		Address	Demerter	
		A6	A5	A4	A3	A2	A1	A0	D0	Address	Remarks
ICM PLAY	(Base set)	0 0 0 0	1 1 1 1	0 1 1 1	1 1 1 1	1 0 1 1	1 0 0 1	0 0 1 1	1 1 1 1	2E 38 3D 3F	Input OGM, output PWR Mix OGM and PB PB ON PWR ON
	(Handset)	0 0 0	0 1 1	1 1 1	0 1 1	0 0 1	1 0 0	1 0 1	1 1 1	13 38 3D	Input OGM, output RF1 Mix OGM and PB PB ON
OGM REC	(Base set)	0 0	1 1	1 1	0 1	1 1	0 0	1 0	1 1	35 3C	Input MIC, output PRE ALC ON
	(Handset)	0 0	1 1	1 1	0 1	0 1	0 0	1 0	1 1	31 3C	Input RF1, output PRE ALC ON
OGM CHANGE		0 0 0	1 1 1	0 1 1 1	1 0 1 1	1 1 1 1	1 1 0 1	1 1 0 1	1 1 1 1	2F 37 3C 3F	Input LINE, output PRE Input PRE, output PWR ALC ON PWR ON
OGM OUT		0 0 0	0 1 1	0 0 1	0 1 1	1 1 1	1 1 1	0 0 1	1 1 1	06 2E 3F	Input OGM, output LINE Input OGM, output PWR PWR ON
OGM PLAY	(Base set)	0 0	1 1	0 1	1 1	1 1	1 1	0 1	1 1	2E 3F	Input OGM, output PWR PWR ON
	(Handset)	0	0	1	0	0	1	1	1	13	Input OGM, output RF1
ROOM MONI		0	0	0	0	1	0	1	1	05	Input MIC, output LINE
ROOM OUT		0 0 0	1 1 1	0 1 1	1 0 1	1 1 1	1 1 1	1 1 1	1 1 1	2F 37 3F	Input LINE, output PRE Input PRE, output PWR PWR ON
VOICE SELE		0 0 0 0	0 1 1 1	0 0 1 1	0 1 0 1	1 1 1 1	1 1 1	0 1 1 1	1 1 1 1	06 2F 37 3F	Input OGM, output LINE Input LINE, output PRE Input PRE, output PWR PWR ON
Interactive REC		0 0 0 0	0 1 1 1	0 0 1 1	0 1 1 1	1 1 1 1	1 1 0 1	0 1 0 0	1 1 1 1	06 2F 3C 3E	Input OGM, output LINE Input LINE, output PRE ALC ON REC ON
Extension call		0 0	0 0	0 0	1 1	0 1	0 1	0 0	1 1	08 0E	Input RF1, output HAND Input HAND, output RF1
Three-way call		0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 1 1	0 0 1 0 1	0 1 1 0 1	1 0 1 0 1	1 1 1 1 1	01 02 07 08 0D 0E	Input HAND, output LINE Input RF1, output LINE Input LINE, output HAND Input RF1, output HAND Input LINE, output RF1 Input HAND, output RF1

"1"= HIGH "0"= LOW

Usage Examples for Each Mode

- 1) ICM REC (In Coming Message Rec.)
- Recording incoming messages.
- Recording memos from an outside location (remote control from an outside location).

2) 2WAY REC

- Recording of both sides of conversations.
- Recording incoming messages.

3) DECT REC

· Recording memos using the microphone (recording messages to family or making simple recordings).

4) 2WAY BEEP

- An alarm sound is output from the speaker and recorded as an ICM, and is simultaneously output on the line and relayed to the other party.
- Can be indicated to the other party that recording is in progress.
- Line output is reduced by 6 dB in comparison with other modes.

5) ICM OUT

- Playing back incoming messages.
- · Listening to incoming messages from an outside phone.
- Transferring incoming messages.
- · Playing back the memo recording.

6) ICM PLAY

- Playing back incoming messages.
- Playing back the memo recording.
- 7) OGM REC (Outgoing Message rec.)
- · Recording the answering message in the IC.

8) OGM CHANGE

• Changing the answering message by remote control from an outside phone.

9) OGM OUT

- Playing back the answering message.
- Transmitting the answering message (by remote control, etc.).

10) OGM PLAY

· Playing back and checking the answering message.

11) ROOM MONI

· Listening to the microphone input by remote control from an outside telephone.

12) ROOM OUT

• Outputting messages, etc., over the speaker by remote control from an outside telephone.

13) VOICE SELE

• Outputting the other party's voice over the speaker when transmitting the response message.

14) Interactive recording

• Recording an incoming message while transmitting the answering message.

IC Usage Notes

1) Printed circuit board

When creating a printed circuit board, make the GND lines for pins 19 and 38 thick and short. Common impedance could result in a worsening of distortion.

- 2) When used nearly at the maximum ratings, even a slight fluctuation in conditions could result in the maximum ratings being exceeded, which may result in damage to the IC. Therefore, allow for an adequate safety margin in regards to the power supply voltage, etc., and use the IC only within ranges that will not exceed the maximum ratings under any circumstances.
- 3) Short circuits between pins


Turning on the power while there is a short circuit between pins is a cause of IC damage and deterioration. Therefore, when mounting the IC on a board, make sure that the pins are not short-circuited by solder, etc., before applying power.


4) Load short circuit

Leaving a load in a short-circuited state for an extended period of time is a cause of IC damage and deterioration. Therefore, do not short-circuit the load at any time.


5) Power amplifier

A phase compensation capacitor must be connected between pin 39 (PWR OUT) and pin 38 (P. GND) and positioned near the IC.







LA8518NM



LA8518NM





- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of April, 1996. Specifications and information herein are subject to change without notice.