捷多邦,专业PCB打样工厂,24小时加急出货

Package Dimensions

ñ a a a a a a a a

ЮНННННННН

unit: mm

3235-HSOP36

6.7

0.55

2.25

│○ └─ #########

Polygon Mirror Motor Predriver IC

[LB1875]

. 0.3

.0.8

6.2

<u>查询LB1875供应商</u> Ordering number : EN6002

Monolithic Digital IC

WWW.DZSC.COM

SANYO : HSOP36





Overview

The LB1875 is a predriver IC for polygon mirror motors. By using a driver array or discrete transistors (FETs) at the output, motor drive with high rotation precision is possible. PAM drive or direct PWM drive can be selected for the output to realize high-efficiency control with minimum power loss.

DZSC.COM

Features

- Three-phase bipolar drive
- Direct PWM drive (bottom side) or PAM drive selectable
- PLL speed control circuit
- PWM oscillator
- Quartz oscillator
- Frequency divider
- FG with Schmitt comparator
- FG input single edge, dual edge selector circuit
- Integrating amplifier
- Phase lock detector output
- Current limiter
- Motor lock protection
- Thermal protection
- Forward/reverse circuit
- 5V regulator output
 - Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
 - SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN


Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{cc} max		14.5	V
Output current	l _o max		30	mA
Allowable power dissipation	Pd max	IC only	0.9	W
		with substrate (114.3 x 76.1 x 1.6 mm ³ , glass exposy)	2.1	W
Operating temperature	Topr		– 20 to +80	ĉ
Storage temperature	Tstg		– 55 to +150	ĉ

Operation Conditions at Ta = 25^{\circ}C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{cc} 1		8 to 13.5	V
	V _{cc} 2	When shorted between V_{CC} and V_{REG}	4.5 to 5.5	V
Output current	Ιo		20	mA
5V regulated output current	I _{REG}		0 to –20	mA
Voltage applied at LD pin	V _{LD}		0 to 13.5	V
LD pin output current	ILD		0 to 10	mA
Voltage applied at PWM pin	V _{PWM}		0 to 13.5	V
PWM pin output current	I _{PWM}		0 to 20	mA



Electrical Characteristics at Ta = 25 $^\circ C,$ $V_{\rm CC}$ = 12V

Parameter	Symbol	Conditions		Ratings		Unit
T arameter	Cymbol	·		typ	max	Offic
Power supply current	Icc			30	40	mA
[5V regulated output]						
Output fluctuation	V _{REG}		4.65	5.0	5.35	V
Voltage fluctuation	ΔV_{REG} 1	V _{cc} =8 to 13.5V		40	100	mV
Load fluctuation	$\Delta V_{\text{REG}}2$	I _o =0 to -15 mA		20	100	mV
Temperature coefficcient	$\Delta V_{\text{REG}}3$	Design target value		0		mV/°C
[Output Section]						
Output saturation voltage	V _o (sat)1-1	UH, VH, WH "L" level, $I_0=50 \ \mu A$		0.1	0.3	V
	Vo(sat)1-2	UH, VH, WH "L" level, I _o =10 mA		0.9	1.1	V
	V _o (sat)2	UH, VH, WH "L" level, I _o =20 mA		V _{cc} -0.9	V _{cc} -1.1	V
	V _o (sat)3	UL, VL, WL, I _o =20 mA		0.2	0.4	V
Output leak current	l₀leak	UL, VL, WL			10	μA
[Hall amplifier]						
Input bias current	I _{HB} (HA)		-4	-1	1	μA
Same-phase input voltage range	V _{ICM}		0		V _{cc} -2.0	V
Hall input sensitivity			30			mV_{P-P}
Hysteresis width	ΔV _{IN} (HA)		8	14	24	mV
Input voltage L->H	V _{SLH}			7		mV
Input voltage H->L	V _{SHL}			-7		mV
[FG/Schmitt comparator section]						
Input bias current	I _B (FGS)		-4	-1	ĺ	μA
Same-phase input voltage range	V _{ICM} (FGS)		0		V _{cc} -2.0	V
Input sensitivity	V _{IN} (FGS)		30		100 2.0	mV _{P-P}
Hysteresis width	ΔV _{IN} (FGS)	Design target value	8	14	24	mV
Input voltage L->H	V _{SLH} (FGS)	Design target value		7		mV
Input voltage H->L	V _{SHL} (FGS)	Design target value		-7		mV
[PWM oscillator]	• 3HL(. 00)					
Output High level voltage	V _{OH} (OSC)		2.7	3.0	3.3	V
Output Low level voltage	V _{OL} (OSC)		1.5	1.8	2.1	V
Oscillator frequency	f(OSC)	C=2200 pF		30		kHz
Amplitude	V(OSC)	0-2200 pi	1.0	1.2	1.4	V _{P-P}
[PWM output]	(666)		1.0	1.2		¥ P-P
Output saturation voltage	V _e (PWM)	I _{PWM} =15 mA		0.9	2.0	V
Output leak current		V _o =V _{cc}		0.5	10	μA
[CSD oscillator]		vo-vcc			10	μΛ
Output High level voltage	V _{OH} (CSD)		2.5	2.8	3.1	V
Output Low level voltage	V _{OH} (CSD)		0.55	0.85	1.15	V
External C charge current						
0	I _{CHG} 1		-13	-10 10	-7 13	μΑ
External C discharge current Oscillator frequency	I _{CHG} 2	C=0.068 μF	/	35	13	μA Hz
Amplitude	f _{CSD}	0-0.000 μΓ	1.75		2.15	
•	V _{CSD}		1.75	1.95	2.15	V _{P-P}
[Phase comparator output]	14	1 100 4	V 00	V 04		11
Output High level voltage	V _{PDH}	I _{oH} =-100 μA	V _{REG} -0.2	V _{REG} -0.1	0.0	V
Output Low level voltage	V _{PDL}	I _{OH} =100 μA		0.1	0.2	V
Output source current	I _{PD} +	$V_{PD} = V_{REG}/2$			-0.6	mA
Output sink current	I _{PD} [−]	V _{PD} =V _{REG} /2	1.5			mA
[Phase lock detector output]			i			
Output saturation voltage	V _{oL} (LD)	I _{LD} =10 mA		0.1	0.4	V
Output leak current	I∟(LD)	Vo=Vcc			10	μA

		LDIOIJ				
Continued from preceding page						
Parameter	Symbol Conditions			Ratings		الم ال
Falameter	Symbol	Conditions	min	typ	max	Unit
[ERR amplifier]	÷					
Input offset voltage	V _{IO} (ER)	Design target value	-10		+10	mV
Input bias current	I _B (ER)		-1		+1	μA
Ouput High level voltage	V _{OH} (ER)	I _{OH} = -500 μA	V _{REG} -1.2	V_{REG} -0.9		V
Ouput Low level voltage	V _{oL} (ER)	I _{oL} =500 μA		0.9	1.2	V
DC bias level	V _B (ER)		-5%	$V_{\text{REG}}/2$	+ 5%	V
[Current limiter]						
Limiter voltage	V _{RF}		0.45	0.5	0.55	V
[Low-voltage protection circuit]						
Operation voltage	V _{SDL}		3.55	3.75	3.95	V
Release voltage	V _{SDH}		3.8	4.0	4.2	V
Hysteresis width	ΔVSD		0.15	0.25	0.35	°C
[Thermal shutdown operation]						
Termal shutdown temperature	TSD	Design target value (junction temperature)	150	180		°C
Hysteresis width	ΔTSD	Design target value (junction temperature)		30		°C
[SOFT pin]			·	I		
Stop voltage	V _{SFT}	In stop condition	3.0	3.3	3.6	V
External C discharge current	I _{DCHG}		4	6	8	μA
[Quartz oscillator]	_					
Quartz oscillator frequency	f _{osc}		2		10	MHz
Low level pin voltage	Voscl	I _{osc} =–0.5 mA		1.45		V
High level pin voltage	Vosch	V _{OSC} =V _{OSCL} +0.6V		0.5		mA
[CLK _{out} pin]	Į		4	Į	Į	
Output saturation voltage	V _{oL} (CKOUT)	I _{скоит} =2 mA		0.1	0.4	V
Output leak current	I _L (CKOUT)	Vo=Vcc			10	μA
[CLK _{IN} pin]		ł	_ I	Į	ļ	
External input frequency	f _{I(CKIN)}		0.1		10	kHz
High level input voltage	V _{IH(CKIN)}		3.5		V_{REG}	V
Low level input voltage	V _{IL(CKIN})		0		1.5	V
Input open voltage	V _{IO(CKIN)}		V _{REG} -0.5		V_{REG}	V
Hysteresis width	VIS(CKIN)		0.3	0.4	0.5	V
High level input current	I _{IH(CKIN)}	V _{CKIN} =V _{REG}	-10	0	+10	μA
Low level input current	I _{IL(CKIN)}	V _{CKIN} =0V	-200	-140		μA
[S/S pin]		ł	.l		<u> </u> Į	
High level input voltage	V _⊮ (SS)		3.5		V_{REG}	V
Low level input voltage	V _{IL} (SS)		0		1.5	V
Input open voltage	V _{IO} (SS)		V _{REG} -0.5		V _{REG}	V
Hysteresis width	V _{IS} (SS)		0.3	0.4	0.5	V
High level input current	I _⊮ (SS)	VS/S=V _{REG}	-10	0	+10	μA
Low level input current	I _{IL} (SS)	VS/S=0V	-200	-140		μA
[F/R pin]	· · ·	Į.	4	ł	ł	
High level input voltage	V _⊮ (FR)		3.5		V_{REG}	V
Low level input voltage	V _{IL} (FR)		0		1.5	V
Input open voltage	V _{IO} (FR)		V _{REG} -0.5		V _{REG}	V
High level input current	I _⊮ (FR)	VF/R=V _{REG}	-10	0	+10	μA
Low level input current	I _L (FR)	VF/R=0V	-200	-140		μA
[FG _{sel} pin]	/ /	1		-		r
High level input voltage	V⊮(FSEL)		3.5		V _{REG}	V
Low level input voltage	V _⊪ (FSEL)		0		V REG 1.5	V
Input open voltage	V _{IL} (FSEL)		V _{REG} -0.5		V _{REG}	V
High level input current	I _{IH} (FSEL)	V _{FSEL} =V _{REG}	V _{REG} -0.5	0	V _{REG} +10	ν μA
		V LNLI - V PEG	-10	U	±10	μΑ

D (0		Ratings		
Parameter	Symbol	Conditions	min	typ	max	Unit
[CLK _{SEL} pin]	•					
High level input voltage	V _⊮ (CSEL)		4.0		V_{reg}	V
Middle level input voltage	VIM(CSEL)		2.0		3.0	V
Low level input voltage	VIL(CSEL)		0		1.0	V
Input open voltage	V _{IO} (CSEL)		V _{REG} -0.5		V_{REG}	V
High level input current	I _⊮ (CSEL)	V _{CSEL} =V _{REG}	-10	0	+10	μΑ
Low level input current	IIL(CSEL)	V _{CSEL} =0V	-200	-140		μΑ
[LIM pin]			•			
High level input voltage	V _⊮ (LIM)		3.5		V_{REG}	V
Low level input voltage	V _{IL} (LIM)		0		1.5	V
Input open voltage	V _{IO} (LIM)		V _{REG} -0.5		V_{REG}	V
High level input current	I _⊮ (LIM)	V _{LIM} =V _{REG}	-10	0	+10	μA
Low level input current	I _⊫ (LIM)	V _{LIM} =0V	-200	-140		μA

3-phase logic truth table (IN = "H" indicates the IN⁺ > IN⁻ condition)

	F/R= "L"			F/R= "L" F/R= "H"			Output	
	IN1	IN2	IN3	IN1	IN2	IN3	SOURCE	SYNC
1	Н	L	Н	L	Н	L	VH	UL
2	Н	L	L	L	Н	Н	WH	UL
3	Н	н	L	L	L	Н	WH	VL
4	L	н	L	н	L	Н	UH	VL
5	L	н	Н	н	L	L	UH	WL
6	L	L	Н	Н	Н	L	VH	WL

S/S pin

FGS	EL	pin
		PIII

Input state	Condition
High or open	Stop
L	Start

ļ	FGSEL pin	
	Input state	Edge detection
	High or open	FG dual edge
	L	FG single edge


CLKSEL pin

Input state	Divisor
High or open	1024 x 4
М	1024
L	1024 x 3


LIM pin

Input state	Output pin (UH, VH, WH)	PWMOUT pin
High or open	No PWM (PAM operation)	PWM output
L	PWM (direct PWN operation)	FG/Schmitt comparator output


Pin Assignment




Block Diagram and Sample Application Circuit (Sample application: PAM drive, FET output)




Note: For applications where the motor has variable speed and control at low motor voltages is required, the base voltage of the output interface transistor must be made low. In this case, a P-channel FET which can be used at low gate voltages must be selected.





A11597



(Sample application: PAM drive, bipolar transistor output)

A11598

Description of the LB1875

1. Speed control circuit

This IC uses the PLL speed control technique which allows stable, high-precision motor rotation with low jitter. The PLL circuit performs phase comparison of the falling edge of the clock input (CLK_{IN}) with the edge of the FG input. Control is based on the differential output.

When the FG_{SEL} pin is Low, only the falling edge of the FG signal is valid. When the pin is High or open, both edges are valid. When both edges are used, the FG waveform precision becomes critical.

When using an external clock input (supplied from CLK_{IN} pin), the FG servo frequency is determined by the following equation.

$$f_{FG}(servo) = f_{CLK} (FG_{SEL} = Low)$$

 f_{FG} (servo) = $f_{CLK}/2$ (FG_{SEL} = High or open)

When using the internal clock, the FG servo frequency is determined by the following equation. The number of FG pulses and the quartz oscillator frequency determine the motor rotation speed.

 f_{FG} (servo) = f_{OSC}/N (FG_{SEL} = Low)

 f_{FG} (servo) = $f_{OSC}/2N$ (FG_{SEL} = High or open)

f_{osc}: Quartz oscillator frequency

N: Clock divisor (see table)

2. Output drive

This IC allows selection of PAM drive or direct PWM drive.

When the LIM pin is Low, the direct PWM mode is selected. The ON duty cycle of the UH, VH, and WH output (external bottomside transistor drive output) changes, thereby controlling the motor speed. Current control is also realized by changing the ON duty cycle to limit the current. At this time, the Schmitt comparator output of the FG is supplied at the PWM_{OUT} pin. When bipolar transistors are used externally, the top-side transistors should not have an integrated diode, but Schottky barrier diodes should be used instead (to prevent feedthrough current caused by diode reverse recovery during PWM switching).

When the LIM pin is High or open, the PAM drive mode is selected. The PWM_{OUT} pin carries the PWM signal. This output can drive an external switching regulator circuit for varying the motor supply voltage and thereby controlling motor speed. Current control is also realized by changing the motor supply voltage. In this case, a delay in the switching regulator circuit will cause a delay in the current control action. During the delay, a higher current than the set current may flow, which must be taken into consideration when selecting output transistors. For applications where the motor has variable speed and control at low motor voltages is required, the lowest operation voltage is limited by the base voltage of the interface transistor for top-side output transistor drive. If this causes a problem, the base voltage must be made low (for example by dividing the V_{REG} voltage with resistors). When FETs are used as topside output transistors, types which can be used at low gate voltages must be selected.

3. Current limiting circuit

The current limiting circuit limits the peak current to the value $I = V_{RF}/Rf$ ($V_{RF} = 0.5V$ typ., Rf: current detector resistor). As mentioned above, in PAM drive mode, a current higher than the set current may flow during the delay interval. If the capacitor charge current of the switching regulator circuit is a problem, a smoothing capacitor may be inserted, with the negative side connected to the RF pin.

If PWM noise is a problem in the RF waveform, a filter should be provided at the input.

4. Reference clock


Since the clock input of the PLL circuit (CLK_{IN}) and the internal divisor output (CLK_{OUT}) are separate, various applications are possible.

(1) Using the internal divider circuit

Basically, CLK_{IN} and CLK_{OUT} are shorted. If a division ratio other than the built-in ratio is required, an external divider circuit can be inserted between these two pins.

[1] Using a quartz oscillator

An oscillator using a quartz crystal and C, R components can be configured as shown below.



C1, R1 : For stable oscillation C2 : For overtone oscillation prevention C3 : For crystal coupling

(Reference values)

Oscillator frequency (MHz)	C1 (µF)	C2 (pF)	C3 (pF)	R1 (Ω)
2 to 3	0.1	10	100	330k
3 to 7	0.1	None	47	330k
7 to 9	0.1	None	22	330k
9 to 10	0.1	None	12	330k

A11349

The circuit configuration and values are for reference only. The quartz crystal characteristics as well as the possibility of floating capacitance and noise due to layout factors must be taken into consideration when designing an actual application.

[Precautions for wiring layout design]

Since the quartz oscillator circuit operates at high frequencies, it is susceptible to the influence of floating capacitance from the circuit board. Wiring should be kept as short as possible and traces should be kept narrow.

[2] External clock input (equivalent to quartz oscillator, several MHz)

When using an external signal source instead of a quartz oscillator, a resistor of about 13 k Ω should be inserted in series at the X₁ input. The XO pin should be left open.

Signal input level

Low: 0 to 0.8 V

High: 2.5 to 5 V

(2) When not using the internal divider circuit

When using an external signal source to supply a signal equivalent to the FG frequency (several kHz), the signal is input via the CLK_{IN} pin. When not using a quartz oscillator, the X_{I} pin should be left open or connected to the V_{REG} pin (XO is open).

5. Hall input signal

The Hall input requires a signal with an amplitude of at least the hysteresis width (24 mV max.). Taking possible noise influences into consideration, an amplitude of at least 100 mV is desirable. If noise at the Hall input is a problem, a noise-canceling capacitor (about 0.001 to 0.1 μ F) should be connected across the Hall input pins.

Since the same-phase input range is 0 to V_{cc} -2V, a Hall element can be connected in series if 12V is applied at the V_{cc} pin.

6. FG input signal

The FG input is designed mainly for input from a Hall element and has the same specifications as the Hall input. If the input is to be used for an FG pattern or other very low-level signal, an external amplifier must be used to amplify the signal first.

When there is noise at the FG input, locking may be impaired and jitter may increase. If PWM switching noise or other noise is found to be present, countermeasures such as making the Hall element power supply more stable or connecting a capacitor across the input will be necessary.

7. PWM frequency

The PWM frequency is determined by the capacitance connected to the $\mathrm{C}_{_{\mathrm{PWM}}}$ pin.

f PWM = 1/(15000 x C)

The PWM frequency should be between 15 and 50 kHz. If the frequency is too low, noise and control performance may be a problem. If it is too high, switching losses will increase.

8. LD output

The LD1 output is ON when phase lock is achieved. Phase lock is evaluated only by the phase (through edge comparison), not by speed deviation. Therefore when LD1 is ON, speed deviation is affected by the FG signal acceleration for example when establishing the lock condition. (The lower the acceleration, the lower the speed deviation.) When it is necessary to limit speed deviation when LD1 is ON, the results of actual motor speed measurement must be applied.

9. Power supply

When using FETs as bottom-side output transistors, applying a voltage of 12V to the V_{CC} pin makes it possible to supply a gate voltage of about 10V. When using FETs or bipolar transistors that can handle a low gate voltage, the V_{CC} and V_{REG} pins can also be short- circuited to apply 5V. (In this case, do not apply voltage higher than 5.5V.)

Since this IC is designed for use in high-current motors, the power supply line may fluctuate easily. Therefore a capacitor of sufficient capacitance must be provided between the V_{cc} pin and ground, to assure stable operation. If a diode is used in the power line for reverse-connection protection, power line fluctuations may be further increased, which will require more capacitance.

10. Motor lock protection circuit

To protect the IC and the motor itself when rotation is inhibited, a motor lock protection circuit is provided. If the LD output is High (unlocked) for a certain interval in the start condition, the external bottom-side transistors are turned off. The length of the interval is determined by the capacitance at the CSD pin. A capacitance of 0.1 μ F results in a trigger interval of about 10 seconds.

Trigger interval (S) \doteq 110 x C (μ F)

The trigger interval should be set so as to leave sufficient leeway for motor startup. Speed reduction due to clock frequency switching does not trigger the protection circuit.

When the protection circuit has been triggered, the condition can only be canceled by setting the system to the stop condition or by turning the power off and on again. When wishing not to use the motor lock protection circuit, connect the CSD pin to ground.

11. Low voltage protection circuit

The low voltage protection circuit cuts off the bottom-side output transistors (external) when the voltage at the V_{REG} pin falls below 3.75V (typ.). The circuit action is released when the voltage rises above approx. 4.0V (typ.).

12. F/R switching

Forward/reverse switching in principle should be carried out while the motor is stopped. If switching is carried out while the motor is running, feedthrough current (due to output transistor delay) is prevented by the circuit design, but a high current will flow in the output transistors (due to counterelectromotive voltage and coil resistance). If such a condition is anticipated, the output transistors must be selected appropriately, to allow handling even higher current than in normal use.

13. Soft start

In PAM drive mode, connecting a capacitor (approx. 0.01 to $0.1 \ \mu$ F) between the SOFT pin and ground enables soft start (gradual increase in PWM ON duty cycle, causing a sloped rise in motor supply voltage). This prevents the current flow exceeding the set current due to switching regulator circuit delay at startup. The Soft start function is active only immediately after motor startup. When the motor is stopped, the output transistors are turned off, therefore the charge accumulated in the switching regulator smoothing capacitors can only be discharged as leak current of the output transistors. When the motor is restarted before the supply voltage has dropped, the soft start function will not be active. Therefore it is necessary to discharge the capacitors via a resistor so that the soft start function operates properly.

Pin Descriptions

Pin number	Pin name	Equivalent circuit	Pin function
1	V _{REG}	VCC (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	5V regulator output (control circuit power supply) For stable operation, pin should be connected to ground via a capacitor (0.1 μF or more).
2 3	X _I X _o	VREG VREG VREG V VREG V V V V V V V V V V V V V V V V V V V	Pin 2: Quartz oscillator input. Maximum oscillation frequency is 10 MHz Pin 3: Quartz oscillator output Generates reference clock. When an external clock (several MHz) is used, connect a resistor of about 13 k Ω in series to the X ₁ pin, so that the signal is input via the resistor. Leave the X ₀ pin open.
4	S/S	V _{REG} 30 kΩ 5.6 KΩ 4 4 411352	Start/stop pin Low: Start High: Stop High when open.
5	CLK _{SEL}	V _{REG} 30 kΩ 5.6 kΩ 5 411353	Divisor selector pin "L": (divisor 3072): 0 to 1.0V "M": (divisor 1024): 2.0 to 3.0V "H": (divisor 4093): 4.0V to V _{REG} High when open.

Continued from preceding page

Pin number	Pin name	Equivalent circuit	Pin function
6	CLK _N	V _{REG} 30 κΩ 5.6 ΚΩ 6 Α11354	Clock input (max. 10 kHz) Low: 0 to 1.5V High: 3.5V to V _{REG} High when open.
7	CLKout	VREG (7) (11355	Quartz oscillator divider output Ratio is selected with pin 5. Open collector output
8	F/R	V _{REG} 30 kΩ ⁵ 5.6 kΩ 8 411356	Forward/reverse switching pin Low: 0 to 1.5V High: 3.5V to V _{REG} High when open.
9	FG _{sel}	V _{REG} 30 kΩ 5.6 kΩ 9 411357	FG comparator selector pin Low: 0 to 1.5V -> Speed control on FG single edge High: 3.5V to V _{REG} -> Speed control on FG dual edge High when open.
10	LIM	V _{REG} 30 kΩ 5.6 kΩ 10 411358	Drive mode selector pin Low: 0 to 1.5V -> Direct PWM drive mode High: 3.5 V to V _{REG} -> PAM drive mode High when open.

Continued from preceding page

Pin number	Pin name	Equivalent circuit	Pin function
11	LD1	V _{REG}	Phase lock detector output On when PLL phase lock is achieved. Open collector output
12	LD2		Phase lock detector output (LD1 inverted output) On when PLL phase lock is achieved. Open collector output
13	PD	VREG (13) (13) (13) (13) (13) (13) (13) (13)	Phase comparator output (PLL output) Outputs the phase difference as a signal with changing pulse duty cycle. The higher the duty cycle, the higher the output current.
14	E	VREG 2000 14 A11361	Differential amplifier input
15	Eo	V _{REG}	Differential amplifier output Output current increases at Low.
16	тос	VREG	Torque control input Normally connected to EO pin. When TOC pin goes Low, duty cycle of UH, VH, WH (direct PWM mode) or PWM output (PAM mode) changes, resulting in increased torque.
17	SOFT	₹200Ω ₹200Ω 17 16 411363	Soft start control pin Connect to ground via a capacitor. Leave open when soft start is not to be used.

Continued from preceding page

Pin number	Pin name	Equivalent circuit	Pin function
18	PWM	VREG VREG	PWM oscillator pin Connect to ground with a capacitor to set oscillation frequency.
19	PWM _{OUT}	VREG (19) (19) (11) (13) (13) (13) (13) (13)	PWM output Open collector output (Darlington connection). In direct PWM mode (LIM pin Low) the output is an FG Schmitt output.
20	RF	VREG 5 KΩ 23 A11366	Output current detector pin Connect to ground via a lower resistor. Sets maximum output current I _{OUT} = 0.5/Rf.
21 23 25	WH VH UH	V _{CC} (21)(23)(25) (1)(21)(23)(25) (1)(21)(23)(25) (1)(21)(23)(25) (1)(21)(23)(25) (1)(21)(23)(25) (1)(21)(23)(25) (1)(21)(23)(25) (1)(21)(23)(25) (1)(21)(23)(25)	Output pin (for external bottom-side transistor drive) Performs duty cycle control in direct PWM mode (LIM pin Low).
22 24 26	WL VL UL	VCC (22)(24)(26) (1368) A11368	Output pin (for external bottom-side transistor drive) . Open collector output.

Pin number	Pin name	Equivalent circuit	Pin function
27	V _{cc}		Power supply pin (output and regulator circuit power supply). Connect to ground via capacitor to prevent noise. When using the IC with a single 5V source, short this pin to the V _{REG} pin.
33 32 31 30 29 28	IN1* IN1 ⁻ IN2* IN2 ⁻ IN3* IN3 ⁻	V_{CC}	Hall inputs for various phases Logic "High" indicates VIN ⁺ >VIN ⁻ .
35 34	FG _{IN} * FG _{IN} ¯	V _{CC} (35) (35) (35) (36) (37) (34) (35)	FG comparator input Pin 35: Non-inverted input Pin 36: Inverted input
36	CSD	V _{REG}	Reference signal oscillator for motor lock protection circuit, clock interrup- tion error protection circuit etc. Connect to ground via capacitor. Connect directly to ground if protection circuit is not to be used.
FRAME	GND		Ground

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1998. Specifications and information herein are subject to change without notice.