

## Overview

The LB1929 is a three－phase brushless motor driver that is optimal for driving the drum and paper feed motors in laser printers and plain－paper copiers．It can provide drive with minimal power loss due to direct PWM drive technique，features on－chip peripheral circuits such as a speed control circuit and an FG amplifier，and can implement a drive circuit in a single chip．

## Functions and Features

－Three－phase bipolar drive（ $30 \mathrm{~V}, 3.5 \mathrm{~A}$ ）
－Direct PWM drive
－Built－in low side output kickback absorption diode
－Control technique that combines a speed discriminator with PLL speed control
－Speed lock detection output
－Built－in forward／reverse switching circuit
－Full complement of built－in protection circuits， including current limiter，thermal protection circuit，and motor lockup protection circuit．

## Package Dimensions

unit：mm

3147B－DIP28H


## Specifications

## Absolute Maximum Ratings at $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathbf{C}$

| Parameter | Symbol |  | Conditions | Ratings |
| :--- | :---: | :--- | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\text {CC }}$ max |  | 30 | V |
| Output current | IO max | $\mathrm{T} \leq 500 \mathrm{~ms}$ | 3.5 | A |
| Allowable power dissipation 1 | Pd max1 | Independent IC | 3 | W |
| Allowable power dissipation 2 | Pd max2 | Infinitely large heat sink | W |  |
| Operating temperature | Topr |  | -20 to +80 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Range at $\mathbf{T a}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage range 1 | $\mathrm{V}_{\text {CC }}$ |  | 9.5 to 28 | V |
| Regulator－voltage output current | IREG |  | 0 to -30 | mA |
| LD output current | ILD |  | 0 to 15 | mA |

Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability，such as life－support systems，aircraft＇s control systems，or other applications whose failure can be reasonably expected to result in serious physical and／or material damage．Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications．

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed，even momentarily，rated values（such as maximum ratings，operating condition ranges，or other parameters）listed in products specifications of any and all SANYO products described or contained herein．

Electrical Characteristics at $\mathrm{Ta}=\mathbf{2 5}^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{VM}=24 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Supply current 1 | Icc1 |  |  | 23 | 30 | mA |
| Supply current 2 | $\mathrm{Icc}^{2}$ | Stop mode |  | 3.5 | 5 | mA |
| Output block |  |  |  |  |  |  |
| Output saturation voltage 1 | Vosat1 | $\mathrm{I}_{0}=1.0 \mathrm{~A}, \mathrm{~V}_{\mathrm{O}}(\mathrm{SINK})+\mathrm{V}_{\mathrm{O}}$ (SOURCE) |  | 2.0 | 2.5 | V |
| Output saturation voltage 2 | $\mathrm{V}_{\text {Osat }}$ | $\mathrm{I}_{\mathrm{O}}=2.0 \mathrm{~A}, \mathrm{~V}_{\mathrm{O}}(\mathrm{SINK})+\mathrm{V}_{\mathrm{O}}($ SOURCE $)$ |  | 2.6 | 3.2 | V |
| Output leakage current | Io leak |  |  |  | 100 | $\mu \mathrm{A}$ |
| Lower diode forward voltage 1 | VD1 | $\mathrm{ID}=-1.0 \mathrm{~A}$ |  | 1.2 | 1.5 | V |
| Lower diode forward voltage 2 | VD2 | $\mathrm{ID}=-2.0 \mathrm{~A}$ |  | 1.5 | 2.0 | V |
| Regulator-voltage output |  |  |  |  |  |  |
| Output voltage | VREG | $\mathrm{l}=-5 \mathrm{~mA}$ | 4.65 | 5.00 | 5.35 | V |
| Voltage regulation | $\triangle$ VREG1 | $\mathrm{V}_{\mathrm{CC}}=9.5$ to 28 V |  | 30 | 100 | mV |
| Load regulation | $\triangle$ VREG2 | $\mathrm{I}=-5$ to -20 mA |  | 20 | 100 | mV |
| Hall Amplifier |  |  |  |  |  |  |
| Input bias current | IHB |  | -2 | -0.5 |  | $\mu \mathrm{A}$ |
| Common-mode input voltage range | VICM |  | 1.5 |  | VREG - 1.5 | V |
| Hall input sensitivity |  |  | 80 |  |  | mVp-p |
| Hysteresis width | $\Delta \mathrm{V}_{\text {IN }}$ |  | 15 | 24 | 42 | mV |
| Input voltage L $\rightarrow$ H | VSLH |  |  | 12 |  | mV |
| Input voltage $\mathrm{H} \rightarrow \mathrm{L}$ | VSHL |  |  | -12 |  | mV |
| PWM oscillator circuit |  |  |  |  |  |  |
| Output H level voltage | $\mathrm{V}_{\mathrm{OH}}$ (PWM) |  | 2.5 | 2.8 | 3.1 | V |
| Output L level voltage | $\mathrm{V}_{\text {OL }}$ (PWM) |  | 1.2 | 1.5 | 1.8 | V |
| Oscillator frequency | f (PWM) | C $=3900 \mathrm{pF}$ |  | 18 |  | kHz |
| Amplitude | V (PWM) |  | 1.05 | 1.30 | 1.55 | Vp-p |
| CSD circuit |  |  |  |  |  |  |
| Operating voltage | $\mathrm{V}_{\mathrm{OH}}$ (CSD) |  | 3.6 | 3.9 | 4.2 | V |
| External C charge current | ICHG |  | -17 | -12 | -9 | $\mu \mathrm{A}$ |
| Operating time | T (CSD) | $\mathrm{C}=10 \mu \mathrm{~F}$, Design target value |  | 3.3 |  | S |
| Current limiter operation |  |  |  |  |  |  |
| Limiter | VRF | $\mathrm{V}_{\mathrm{CC}}-\mathrm{VM}$ | 0.45 | 0.5 | 0.55 | V |
| Thermal shutdown operation |  |  |  |  |  |  |
| Thermal shutdown operating temperature | TSD | Design target value (junction temperature) | 150 | 180 |  | ${ }^{\circ} \mathrm{C}$ |
| Hysteresis width | $\Delta T S D$ | Design target value (junction temperature) |  | 50 |  | ${ }^{\circ} \mathrm{C}$ |

Note*: These items are design target values and are not tested.
Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| FG amplifier |  |  |  |  |  |  |
| Input offset voltage | $\mathrm{V}_{10}(\mathrm{FG})$ |  | -10 |  | 10 | mV |
| Input bias current | IB (FG) |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| Output H level voltage | $\mathrm{V}_{\mathrm{OH}}(\mathrm{FG})$ | $\mathrm{IFGO}=-0.2 \mathrm{~mA}$ | VREG - 1.2 | VREG - 0.8 |  | V |
| Output L level voltage | $\mathrm{V}_{\text {OL }}(\mathrm{FG})$ | IFGO $=0.2 \mathrm{~mA}$ |  | 0.8 | 1.2 | V |
| FG input sensitivity |  | Gain 100-fold | 3 |  |  | mV |
| Next-stage Schmidt width |  | Design target value * | 100 | 180 | 250 | mV |
| Operating frequency range |  |  |  |  | 2 | kHz |
| Open loop GAIN |  | $\mathrm{f}(\mathrm{FG})=2 \mathrm{kHz}$ | 45 | 51 |  | dB |
| Speed discriminator |  |  |  |  |  |  |
| Output H level voltage | $\mathrm{V}_{\mathrm{OH}}$ (D) | IDO $=-0.1 \mathrm{~mA}$ | VREG - 1.0 | VREG - 0.7 |  | V |
| Output L level voltage | $\mathrm{V}_{\text {OL }}$ (D) | $\mathrm{IDO}=0.1 \mathrm{~mA}$ |  | 0.8 | 1.1 | V |
| No. of counts |  |  |  | 512 |  |  |
| PLL output |  |  |  |  |  |  |
| Output H level voltage | $\mathrm{V}_{\text {OH }}(\mathrm{P})$ | $\mathrm{IPO}=-0.1 \mathrm{~mA}$ | VREG - 1.8 | VREG - 1.5 | VREG - 1.2 | V |
| Output L level voltage | $\mathrm{V}_{\text {OL }}(\mathrm{P})$ | $\mathrm{IPO}=0.1 \mathrm{~mA}$ | 1.2 | 1.5 | 1.8 | V |
| Lock detection |  |  |  |  |  |  |
| Output L level voltage | VoL (LD) | $\mathrm{ILD}=10 \mathrm{~mA}$ |  | 0.15 | 0.5 | V |
| Lock range |  |  |  | 6.25 |  | \% |
| Integrator |  |  |  |  |  |  |
| Input bias current | IB (INT) |  | -0.4 |  | 0.4 | $\mu \mathrm{A}$ |
| Output H level voltage | $\mathrm{V}_{\mathrm{OH}}$ (INT) | IINTO $=-0.2 \mathrm{~mA}$ | VREG - 1.2 | VREG - 0.8 |  | V |
| Output L level voltage | $\mathrm{V}_{\text {OL }}$ (INT) | $\mathrm{IINTO}=0.2 \mathrm{~mA}$ |  | 0.8 | 1.2 | V |
| Open loop GAIN |  | $\mathrm{f}(\mathrm{INT})=1 \mathrm{kHz}$ | 45 | 51 |  | dB |
| Gain-bandwidth product |  | Design target value* |  | 450 |  | kHz |
| Reference voltage |  | Design target value * | -5\% | VREG/2 | 5\% | V |
| Crystal oscillator |  |  |  |  |  |  |
| Operating frequency range | fosc |  | 3 |  | 10 | MHz |
| L level pin voltage | VOSCL | IOSC $=-0.5 \mathrm{~mA}$ |  | 1.65 |  | V |
| H level pin current | IOSCH | $\mathrm{VOSC}=\mathrm{VOSCL}+0.3 \mathrm{~V}$ |  | 0.4 |  | mA |
| Start/stop pin |  |  |  |  |  |  |
| H level input voltage range | $\mathrm{V}_{1 \mathrm{H}}(\mathrm{S} / \mathrm{S})$ |  | 3.5 |  | VREG | V |
| L level input voltage range | $\mathrm{V}_{\text {IL }}(\mathrm{S} / \mathrm{S})$ |  | 0 |  | 1.5 | V |
| Input open voltage | $\mathrm{V}_{1 \mathrm{O}}(\mathrm{S} / \mathrm{S})$ |  | VREG - 0.5 |  | VREG | V |
| Hysteresis width | $\Delta \mathrm{V}_{\text {IN }}$ |  | 0.35 | 0.50 | 0.65 | V |
| H level input current | $\mathrm{I}_{\mathrm{H}}(\mathrm{S} / \mathrm{S})$ | $V(S / S)=$ VREG | -10 | 0 | 10 | $\mu \mathrm{A}$ |
| L level input current | $\mathrm{IIL}^{(S / S)}$ | $\mathrm{V}(\mathrm{S} / \mathrm{S})=0 \mathrm{~V}$ | -280 | -210 |  | $\mu \mathrm{A}$ |
| Forward/reverse pin |  |  |  |  |  |  |
| H level input voltage range | $\mathrm{V}_{1 \mathrm{H}}(\mathrm{F} / \mathrm{R})$ |  | 3.5 |  | VREG | V |
| L level input voltage range | $\mathrm{V}_{\text {IL }}(\mathrm{F} / \mathrm{R})$ |  | 0 |  | 1.5 | V |
| Input open voltage | $\mathrm{V}_{1 \mathrm{O}}(\mathrm{F} / \mathrm{R})$ |  | VREG - 0.5 |  | VREG | V |
| Hysteresis width | $\Delta \mathrm{V}_{\text {IN }}$ |  | 0.35 | 0.50 | 0.65 | V |
| H level input current | $\mathrm{I}_{\mathrm{H}}(\mathrm{F} / \mathrm{R})$ | $V(F / R)=V R E G$ | -10 | 0 | 10 | $\mu \mathrm{A}$ |
| L level input current | $\mathrm{IIL}^{\text {( }}$ / $/ \mathrm{R}$ ) | $\mathrm{V}(\mathrm{F} / \mathrm{R})=0 \mathrm{~V}$ | -280 | -210 |  | $\mu \mathrm{A}$ |

Note*: These items are design target values and are not tested.

## Truth Table

|  | Source Sink | $\mathrm{F} / \mathrm{R}=$ "L" |  |  | $\mathrm{F} / \mathrm{R}=$ " H " |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IN1 | IN2 | IN3 | IN1 | IN2 | IN3 |
| 1 | OUT2 $\rightarrow$ OUT1 | H | L | H | L | H | L |
| 2 | OUT3 $\rightarrow$ OUT1 | H | L | L | L | H | H |
| 3 | OUT3 $\rightarrow$ OUT2 | H | H | L | L | L | H |
| 4 | OUT1 $\rightarrow$ OUT2 | L | H | L | H | L | H |
| 5 | OUT1 $\rightarrow$ OUT3 | L | H | H | H | L | L |
| 6 | OUT2 $\rightarrow$ OUT3 | L | L | H | H | H | L |

## Pin Assignment

| $\begin{gathered} \text { OUT1 } \\ 28 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { F/R } \\ & \sqrt{27} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { IN3+ } \\ 26 \\ \hline \end{gathered}$ | IN3- $25$ | $\begin{gathered} \mathrm{IN} 2+ \\ 24 \\ \hline \end{gathered}$ | IN2- $23$ | IN1+ $22$ | $\begin{aligned} & \text { IN1- } \\ & 21 \\ & \hline 2 \end{aligned}$ | GND1 $20$ | $\begin{array}{r} \text { SS } \\ 19 \\ \hline \end{array}$ | FGIN+ <br> 18 | FGIN- F $17$ | FGOUT $16$ | $\begin{array}{r} \text { LD } \\ 15 \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | LB1 | 929 |  |  |  |  |  |  |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| OUT2 | OUT3 | GND2 | Vcc | VM | VREG | PWM | CSD | XI | XO | NTOUT | INTIN | POUT | DOUT <br> Top view |



The crystal oscillation frequency fosc is related to the FG frequency $\mathrm{f}_{\mathrm{FG}}$ as follows:
$\mathrm{f}_{\mathrm{FG}}($ servo $)=\mathrm{f}_{\mathrm{OSC}} /($ ECL16 division $\times$ No. of counts)

$$
=\mathrm{f}_{\mathrm{OSC}} / 8192
$$

Pin Description


Continued on next page.

Continued from preceding page.

Pin No. | Symbol |
| :---: |

Continued on next page.

Continued from preceding page.

| Pin No. | Symbol | Pin Description | Equivalent circuit |
| :---: | :---: | :---: | :---: |
| 14 | DOUT | Speed discriminator output pin <br> Acceleration $\rightarrow \mathrm{H}$ <br> Deceleration $\rightarrow \mathrm{L}$ |  |
| 15 | LD | Speed lock detection output. <br> L when the motor speed is within the speed lock range ( $\pm 6.25 \%$ ). <br> Maximam Voltage 30 V |  |
| 16 | $\begin{aligned} & \text { FG } \\ & \text { OUT } \end{aligned}$ | FG amplifier output pin. |  |
| $\begin{aligned} & 17 \\ & 18 \end{aligned}$ | FGINFGIN+ | FG amplifier input pin. <br> Connection of a capacitor (about $0.1 \mu \mathrm{~F}$ ) between FGIN+ and GND causes initial reset to the logic circuit. |  |

Continued on next page

Continued from preceding page.

| Pin No. | Symbol | Pin Description |
| :--- | :--- | :--- |
| Start/stop control pin. |  |  |
| L: 0V to 1.5V |  |  |
| H: 3.5V to VREG |  |  |
| H level when open. |  |  |
| Hysteresis width about 0.5 V |  |  |

## Function Description

1. Speed control circuit

This IC performs speed control by using both the speed discriminator circuit and PLL circuit. The speed control circuit outputs the error signal once for every two cycles of FG (one FG cycle counted). The PLL circuit outputs the phase error signal once for each cycle of FG.
As the FG servo frequency is calculated as follows, the motor speed is set with the number of FG pulses and crystal oscillation frequency.
$\mathrm{f}_{\mathrm{FG}}($ servo $)=\mathrm{f}_{\mathrm{OSC}} / 8192$
$\mathrm{f}_{\mathrm{OSC}}$ : Crystal oscillation frequency
2. Output drive circuit

This IC employs a direct PWM drive method to minimize the power loss at output. The output Tr is always saturated at ON, and the motor drive force is adjusted through change of the duty at which the output is turned ON. Since the output PWM switching is made with the lower-side output Tr , it is necessary to connect the schottky diode between OUT and $\mathrm{V}_{\mathrm{CC}}$ (because the through current flows at an instant when the lower-side Tr is turned ON if the diode with a short reverse recovery time is not used). The diode between OUT and GND is incorporated. When the large output current presents problem (waveform disturbance at kickback on the lower side), connect a commutating diode or schottky diode externally.

## 3. Current limiting circuit

The current limiting circuit performs limiting with the current determined from $\mathrm{I}=\mathrm{VRF} / \mathrm{Rf}$ (VRF $=0.5 \mathrm{Vtyp}$, Rf: current detector resistance) (that is, this circuit limits the peak current).
Limiting operation includes decrease in the output on-duty to suppress the current.
4. Power save circuit

This IC enters the power save condition to decrease the current dissipation in the stop mode. In this condition, the bias current of most of circuits is cut off. Even in the power save condition, the 5 V regulator output is given.

## 5. Reference clock

The reference clock for speed control can be entered in two ways as described below.
(1) Oscillation with a crystal oscillator

For oscillation with a crystal oscillator, connect $\mathrm{X}^{\prime}$ tal and $\mathrm{C}, \mathrm{R}$ as shown below.


C1, R1: For oscillation stabilization
C3: For oscillator connection
C 2 : For over-tone oscillation prevention and stabilization
C4: For over-tone oscillation prevention

| Reference value |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation frequency $(\mathrm{MHz})$ | $\mathrm{C} 1(\mu \mathrm{~F})$ | $\mathrm{C} 2(\mathrm{pF})$ | $\mathrm{C} 3(\mathrm{pF})$ | $\mathrm{C} 4(\mathrm{pF})$ | $\mathrm{R} 1(\Omega)$ |
| 3 to 5 | 0.1 | 15 | 47 | 10 | 330 k |
| 5 to 8 | 0.1 | 10 | 47 | None | 330 k |
| 8 to 10 | 0.1 | 10 | 22 | None | 330 k |

This circuit and constant are for reference only. It is necessary that each manufacturer checks for problem because of effects expected due to characteristics of a crystal oscillator and the floating capacity due to routing of a printed circuit board.
(Cautions for routing of a printed circuit board)
The crystal oscillation circuit is a high-frequency circuit and readily influenced by the a printed circuit board floating capacity, etc. Accordingly, due consideration must be made to shorten the wiring as much as possible for external circuits and to reduce the wire width. In the external circuit, the wiring between the oscillator and C3 (C2) is readily influenced particularly by the floating capacity, so that their routing requires particular attention. C4 is highly effective in reducing the negative resistance at high frequency, but due attention is necessary not to reduce excessively the negative resistance with the fundamental wave.
(2) External clock (a few MHz equivalent to the crystal oscillation frequency)

To enter the signal equivalent to the crystal oscillation frequency from the external signal source, enter the signal via resistor (reference value: about $5.1 \mathrm{k} \Omega$ ) in series with XI pin. In this case, the XO pin must be kept OPEN. INPUT signal level

L level voltage 0 V to 0.8 V
H level voltage 2.5 V to 5.0 V
6. Speed lock range

The speed lock range is $\pm 6.25 \%$ of the constant speed. If the motor speed falls inside the lock range, the LD pin goes to "L" (open collector output). When the motor speed falls outside the lock range, the on-duty ratio of motor drive output changes according to the speed error, causing control to keep the motor speed within the lock range.

## 7. PWM frequency

PWM frequency is determined from the capacity $C(F)$ of capacitor connected to the PWM pin.
$\mathrm{fPWM} \fallingdotseq 1 /(14400 \times \mathrm{C})$
It is recommended to keep the PWM frequency at $15-25 \mathrm{kHz}$. GND of a capacitor to be connected must be connected to the GND1 pin with the shortest possible wiring.
8. Hall input signal

The Hall input requires the signal input with an amplitude exceeding the hysteresis width ( 42 mV max). Considering the effect of noise, the input with the amplitude of 100 mV or more is recommended.
When the output waveform is disturbed due to noise effects at a time of changeover of the output phase, connect a capacitor between Hall input pins (+ and -) at a point as near as possible to the pin.

## 9. F/R changeover

Motor rotation direction can be changed over with the $\mathrm{F} / \mathrm{R}$ pin. When changing F/R while the motor is running, pay attention to following points.

- For the through current at a time of changeover, the countermeasure is taken using a circuit. However, it is necessary to prevent exceeding of the rated voltage ( 30 V ) due to rise of $\mathrm{V}_{\mathrm{CC}}$ voltage at a time of changeover (because the motor current returns instantaneously to the power supply). When this problem exists, increase the capacity of a capacitor between $\mathrm{V}_{\mathrm{CC}}$ and GND.
- When the motor current exceeds the current limit value after changeover, the lower-side Tr is turned OFF. But, the upper-side Tr enters the short-brake condition and the current determined from the motor counter electromotive voltage and coil resistance flows. It is necessary to prevent this current from exceeding the rated current ( 3.5 A ). ( $\mathrm{F} / \mathrm{R}$ changeover at high rotation speed is dangerous.)


## 10. Motor lock protection circuit

A motor lock protection circuit is incorporated for protection of IC and motor when the motor is locked.
When the LD output is " H " (unlocked) for a certain period in the start condition, the lower-side Tr is turned OFF. This time is set with the capacity of the capacitor connected to the CSD pin. The time can be set to about 3.3 seconds with the capacity of $10 \mu \mathrm{~F}$ (variance about $\pm 30 \%$ ).

Set time $(\mathrm{s}) \fallingdotseq 0.33 \times \mathrm{C}(\mu \mathrm{F})$
When the capacitor used has a leak current, due consideration is necessary because it may cause error in the set time, etc.
Cancelling requires either the stop condition or re-application of power supply (in the stop condition). When the lock protection circuit is not to be used, connect the CSD pin to GND.
When the stop period during which lock protection is to be cancelled is short, the charge of capacitor cannot be discharged completely and the lock protection activation time at restart becomes shorter than the set value. It is necessary to provide the stop time with an allowance while referring to the following equation. (The same applies to restart in the motor start transient condition.)

Stop time (ms) $\geq 15 \times C(\mu \mathrm{~F})$

## 11. Power supply stabilization

This IC has a large output current and is driven by switching, resulting in ready oscillation of the power line. It is therefore necessary to connect a capacitor with a sufficient capacity (several ten $\mu \mathrm{F}$ or more) between the $\mathrm{V}_{\mathrm{CC}}$ pin and GND for stabilization. GND of a capacitor to be connected must be connected to the GND2 pin (GND of the power block) at a point as near as possible to the pin. If a capacitor (electrolytic) cannot be provided near the pin because of existence of a heat sink, etc., provide a ceramic capacitor of about $0.1 \mu \mathrm{~F}$ near the pin.
When a diode is inserted in the power line to prevent breakdown due to reverse connection of power supply, the power line is particularly readily oscillated. The larger capacity need be selected.
12. VREG stabilization

The VREG pin ( 5 V regulator output) that is a power supply for control circuit must be provided with a stabilizing capacitor (about $0.1 \mu \mathrm{~F}$ ). GND of a capacitor to be connected must be connected to the GND1 pin with the shortest possible wiring.

## 13. Constant of integrating amplifier parts

Arrange the integrating amplifier external parts as near as possible to IC to protect them from noise effects. Arrange them by keeping the largest possible distance from the motor.

Equivalent Circuit Block Diagram and Peripheral Circuits


■ Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
$\square$ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 2002. Specifications and information herein are subject to change without notice.

