捷多邦,专业PCB打样工厂,24小时加急出货

CMOS LSI

LC11014-241



Computer Image Signal Processing Full-Color Gray-Scale Processor

Overview

The LC11014-241 is a pseudo gray-scale processor for TFT-LCD panel displays. It allows TFT-LCD panels with 3, 4, 5 or 6-bit input digital drivers to display the equivalent of 16.7 million colors. It can also be used with XGA panels in 2-pixel parallel input/output mode.

Features

- Handles 8 bits of input data (256-level gray scale data) for each of the RGB colors
- · Realizes reduced resolution loss (as compared to dithering techniques) by using intra-frame and inter-frame error diffusion processing
- Incorporates a new full-coloration algorithm, formerly best done using computers
- Operating mode selection of outputs for 3, 4, 5, or 6-bit drivers
- Selectable 2-pixel parallel input/output, serial-input parallel-output, and serial input/output operating modes
- 40MHz (parallel input/output), 65 MHz (serial input, parallel output), or 50MHz (serial input/output) maximum clock frequency
- · Can operate independently of the number of displayed pixels since internal operation is controlled by the horizontal and vertical synchronization signals.
- Power-save function to stop the internal operation processing circuits, and output only the clock, sync signals and control signals
- Supports 5V input signals at 3.3V supply voltage

Package Dimensions

unit: mm

3214-SQFP144



SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Pin Assignment



Top view

Block Diagram



Pin Summary

l I	Input
0	Output
Р	Power
NC	No connection

1	11	TTL-level pull-down input buffer
I	12	TTL-level input buffer
	01	2mA output buffer
0	02	4mA output buffer
	O3	4mA 3-state output buffer

No.	Name I/O	
1	V _{SS}	Р
2	IOMD0	12
3	IOMD1	12
4	TEST0	11
5	TEST1	11
6	TEST2	11
7	TEST3	11
8	CLKSEL	1
9	V _{DD}	Р
10	BD10	01
11	BD11	01
12	V _{SS}	Р
13	BD12	01
14	BD13	01
15	BD14	01
16	BD15	01
17	BD00	01
18	V _{DD}	Р
19	V _{SS}	Р
20	BD01	01
21	BD02	01
22	BD03	01
23	BD04	01
24	V _{SS}	Р
25	BD05	01
26	GD10	01
27	GD11	01
28	GD12	01
29	V _{DD}	Р
30	V _{SS}	Р
31	GD13	01
32	GD14	01
33	GD15	01
34	GD00	01
35	GD01	01
36	V_{SS}	Р

No.	Name	I/O
37	V _{DD}	Р
38	GD02	01
39	GD03	O1
40	GD04	O1
41	GD05	O1
42	V _{SS}	Р
43	V _{DD}	Р
44	RD10	O1
45	RD11	O1
46	RD12	O1
47	RD13	01
48	V _{SS}	Р
49	V _{DD}	Р
50	RD14	01
51	RD15	01
52	RD00	O1
53	RD01	01
54	V _{DD}	Р
55	V _{SS}	Р
56	RD02	01
57	RD03	01
58	RD04	01
59	RD05	01
60	V _{DD}	Р
61	V _{SS}	Р
62	HSYNC	O2
63	VSYNC	O2
64	HDEN	O2
65	V _{SS}	Р
66	CLK	O3
67	V _{SS}	Р
68	V _{DD}	Р
69	CLKB	O3
70	CTL	01
71	NC	NC
72	V _{SS}	Р

No.	Name	I/O
73	V _{DD}	Р
74	GSPMD0	12
75	GSPMD1	12
76	GSPMD2	12
77	VMD	11
78	SHDEN	12
79	SHSYNC	12
80	SVSYNC	12
81	SCLK	12
82	V _{SS}	Р
83	SCTL	11
84	PWRSV	11
85	BYPASS	11
86	SRD07	12
87	SRD06	12
88	SRD05	12
89	SRD04	12
90	V _{DD}	Р
91	V _{SS}	Р
92	SRD03	12
93	SRD02	12
94	SRD01	12
95	SRD00	12
96	SRD17	12
97	SRD16	12
98	SRD15	12
99	SRD14	12
100	V _{SS}	Р
101	SRD13	12
102	SRD12	12
103	SRD11	12
104	SRD10	12
105	SGD07	12
106	SGD06	12
107	SGD05	12
108	V _{SS}	Р

No.	Name	I/O
109	V _{DD}	Р
110	SGD04	12
111	SGD03	12
112	SGD02	12
113	SGD01	12
114	SGD00	12
115	SGD17	12
116	SGD16	12
117	SGD15	12
118	V _{SS}	Р
119	SGD14	12
120	SGD13	12
121	SGD12	12
122	SGD11	12
123	SGD10	12
124	SBD07	12
125	SBD06	12
126	V _{DD}	Р
127	V _{SS}	Р
128	SBD05	12
129	SBD04	12
130	SBD03	12
131	SBD02	12
132	SBD01	12
133	SBD00	12
134	SBD17	12
135	V _{SS}	Р
136	SBD16	12
137	SBD15	12
138	SBD14	12
139	SBD13	12
140	SBD12	12
141	SBD11	12
142	SBD10	12
143	DSIFT	1
144	V _{DD}	Р

LC11014-241

Pin Functions

Symbol	Pin No.	I/O	Function										
V _{DD}	9, 18, 29, 37, 43, 49, 54, 60, 68, 73, 90, 109, 126, 144	-	Supply voltage (-	Supply voltage (+3.3V)									
V _{SS}	1, 12, 19, 24, 30, 36, 42, 48, 55, 61, 65, 67, 72, 82, 91, 100, 108, 118, 127, 135	_	Ground (0V)										
			Mode selection s is described belo	signals [0 ow. GSPI) to 2] for the gra MD0 is the LSB a	y-scale and GSI	mode. 1 PMD2 is	The setti the MS	ng proc B.	ess for t	he mod	e selecti	on lines
			Gray	/-scale n	node	0	1	2	3	4	5	6	7
			(GSPMD	0	L	н	L	Н	L	н	L	Н
			(GSPMD'	1	L	L	н	Н	L	L	н	Н
			(GSPMD	2	L	L	L	L	н	н	н	н
			Processing	Intra-fra	me processing	Yes	Yes	Yes	Yes		Yes	Yes	Yes
		Trocessing	Inter-fra	me processing	Yes	Yes	Yes	Yes	erved	No	No	No	
		Number of vali	d input b	vits	8	8	8	8	Rese	8	8	8	
GSPMD [0:2]	74 to 76	I	Number of out	put bits		3	4	5	6		4	5	6
			Gray-scale r	mode				LCD m	odule				
		0		Operating mod	e for TF	TLCD	modules	s with 3-	bit sour	ce drive	r		
			1		Operating mode for TFT LCD modules with 4-bit source driver								
			2, 6 Operating m		Operating mod	le for TFT LCD modules with 5-bit source driver							
			3, 7 Operating mode			e for TF	for TFT LCD modules with 6-bit source driver						
			5		Operating mod FRC or other in	e for TF hter-frar	T LCD	modules essing	s with 3-	bit sour	ce drive	r that pe	rform
				Do not use gray- processing.	-scale m	odes 0 to 3 with	TFT LC	D modu	les that	perform	n FRC o	r other i	nter-frar
			Input/output mod LSB and IOMD1	de select is the M	pins. The input/c SB.	output n	node se	lection li	nes are	describ	ed belo	w. IOMD	0 is the
			Input	/output	mode		0		1		2	:	3
				IOMD0			L	ŀ	4		L	H	1
				IOMD1			L	l	<u> </u>		Η	ŀ	ł
	0.0			Input		Par	allel	Se	rial	Se	rial	Rese	erved
	2, 3			Output		Par	allel	Par	allel	Se	rial		
			Input/output	mode				LCD m	odule				
			0		XGA-compatib	le 2-pixe	el parall	el input i	interface	e TFT L	CD pane	els	
			1	2-pixel parallel input interface TFT LCD panels (serial input is comparallel internally)			convert	ed to					
			2 Serial input interface VGA and SVGA TFT LCD panels										
VMD	77	I	Gray-scale proce mode is selected	Gray-scale processing algorithm select pin. The LC11011-141 algorithm is selected when high. Normal mode is selected when low or open.									
SCLK	81	I	Clock signal inpu	ut. Data i	s processed acc	ording t	o this cl	ock sign	al.				
DSIFT	143	Ι	In input/output m	n input/output mode 1, data is shifted out on both ×D0 and ×D1 when high.									

LC11014-241

Symbol	Pin No.	I/O	Function
SRD0 [7:0]	86 to 89, 92 to 95	I	
SRD1 [7:0]	96 to 99, 101 to 104	I	have the formed array and have array and data CDD07
SGD0 [7:0]	105 to 107, 110 to 114	I	the MSBs. SRD00, SRD10, SGD00, SGD10, SBD10, SBD10 are the LSBs. Input data 00 _H corresponds to minimum brightness, and FF _H to maximum brightness. Note that correct gray-scale display does not
SGD1 [7:0]	115 to 117, 119 to 123	I	occur when an input is set to either the minimum or maximum. If 2-pixel data is set on both S×D0 and S×D1, the display data on S×D0 is displayed first. In input/output modes 1 and 2, inputs SRD1[0:7], SGD1[0:7] and SRD1[0:7] should be tied high or low.
SBD0 [7:0]	124, 125, 128 to 133	I	
SBD1 [7:0]	134, 136 to 142	I	
SHSYNC	79	I	Horizontal and vertical synchronization signal inputs. These are the sources for the HSYNC and VSYNC
SVSYNC	80	I	signals. They are also used to control data processing. Active-low signals.
SHDEN	78	I	Horizontal data valid-period signal input. Set this pin high during periods when the horizontal data is valid. If this signal is not used, tie it high and set the input data to 0 during the horizontal blanking period.
SCTL	83	I	LCD control signal input. Input control signal that must be matched to the data signal timing. This is the source for the CTL signal. If the CTL signal is not used, there is no internal signal processing of this input and hence there is no need to input the SCTL signal.
CLKSEL	8	I	CLKSEL is the dot clock output select pin. It is used to select the output mode of the dot clock signal
CLK	66	0	In input/output modes 0 and 2: When CLKSEL is low, a signal with the opposite phase from SCLK is output from CLK. When CLKSEL is high, a signal with the same phase as SCLK is output from CLKB.
CLKB	69	0	In input/output mode 1: When CLKSEL is low, a signal with half the frequency of SCLK is output from CLK. When CLKSEL is high, a signal with the opposite phase from CLK is output from CLKB.
RD0 [0:5]	52 to 53, 56 to 59	0	Red, green and blue gray-scale data output pins. RD05, RD15, GD05, GD15, BD05, BD15 are the MSBs RD00, RD10, GD00, GD10, BD00, RD10, are the LSBs. If a 2-nivel data set is on xD0 and xD1
RD1 [0:5]	44 to 47, 50, 51	0	the data on ×D0 is displayed first. In input/output modes 1 and 2, outputs RD1[0:5], GD1[0:5] and
GD0 [0:5]	34, 35, 38 to 41	0	BD1[0:5] are low. In 3-bit data output mode: RD03, RD13, GD03, GD13, BD03, BD13 are the LSBs. RD0[2:0], RD1[2:0],
GD1 [0:5]	26 to 28, 31 to 33	0	GD0[2:0], GD1[2:0], BD0[2:0], BD1[2:0] are low.
BD0 [0:5]	17, 20 to 23, 25	0	GD0[1:0], GD1[1:0], BD0[1:0], BD1[1:0] are low.
BD1 [0:5]	10, 11, 13 to 16	0	GD0[0], GD1[0], BD0[0], BD1[0] are low.
HSYNC	62	0	Vertical and horizontal synchronization signal outputs. To match the data signal timing, these outputs are delayed with respect to their input signals. In input/output mode 0, they are delayed by 8 SCLK cycles,
VSYNC	63	0	and in input/output modes 1 and 2, they are delayed by 16 SCLK cycles. When PWRSV is high, these signals are output without being latched internally.
HDEN	64	0	Horizontal data valid-period signal output. To match the data signal timing, this output is delayed with respect to the input signal. In input/output mode 0, they are delayed by 8 SCLK cycles, and in input/output modes 1 and 2, they are delayed by 16 SCLK cycles. When PWRSV is high, this signal is output without being latched internally.
CTL	70	0	LCD control signal output. To match the data signal timing, this output is delayed with respect to the SCTL input signal. In input/output mode 0, they are delayed by 8 SCLK cycles, and in input/output modes 1 and 2, they are delayed by 16 SCLK cycles. When PWRSV is high, this signal is output without being latched internally.
PWRSV	84	I	Power-save control input. When this input goes high, the internal clock stops and the LSI enters power- save mode. Output data are held high. VSYNC, HSYNC, HDEN and CTL control signals, and either CLK or CLKB are output without being latched internally. Tie low or leave open for normal operation.
BYPASS	85	I	Gray-scale processing bypass pin. When high, the input signals are latched and output without change. When a high-level input on this pin is sampled on the falling edge of SCLK: in input/output mode 0, output is delayed by 8 SCLK cycles, and in input/output modes 1 and 2, output is delayed by 16 SCLK cycles.
TEST [0:3]	4 to 7	I	Test pins [0:3]; left open for normal operation
NC	71	-	Must be left open.

Specifications

Absolute Maximum Ratings at $\mathbf{V}_{SS}=\mathbf{0}\mathbf{V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		-0.3 to +4.6	V
Input voltage	V _{IN}		0.3 to +5.8	V
Output voltage	Vo		-0.3 to V _{DD} + 0.3	V
Operating temperature	Topr		0 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Allowable Operating Ranges at Ta = 0 to $+70^{\circ}C$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}		3.15	3.3	3.45	V
Input voltage	V _{IN}		0	-	5.5	V
Clock frequency ¹	f _{CLK}	Input/output mode 0	-	-	40	MHz
Clock frequency ¹	f _{CLK}	Input/output mode 1	-	-	65	MHz
Clock frequency	f _{CLK}	Input/output mode 2	_	-	50	MHz

1. 1024 ¥ 768; At timing \ge 60Hz (XGA timing), the display interval is less than 75%.

DC Characteristics at Ta = 0 to +70°C, $V_{SS} = 0V$, $V_{DD} = 3.15$ to 3.45V

Parameter	Symbol	Conditions	min	typ	max	Unit
High-level input voltage	V _{IH}		2.0	-	-	V
Low-level input voltage	V _{IL}		_	-	0.5	V
High-level output voltage	V _{OH}	I _{OH} = -2mA	V _{DD} - 0.6	-	-	V
Low-level output voltage	V _{OL}	I _{OL} = 2mA	-	-	0.4	V
Operating current drain ¹	Icc		-	110	170	mA
Power-save current drain ²	I _{CPS}		-	-	30	mA
Standby current drain ³	I _{CST}		-	-	100	μΑ

1. Input/output mode 0, gray-scale mode 7, f_{CLK} = 32.5MHz, V_{DD} = 3.3V, C_L = 15pF, (1024 × 768, measured with 60Hz XGA timing) 2. Input/output mode 0, PWRSV = low, f_{CLK} = 32.5MHz, V_{DD} = 3.3V, C_L =15pF (control signals: VSYNC, HSYNC, HDEN, CTL, CLK), all other outputs open 3. V_{DD} = 3.3V, all outputs open, all input pins tied low

Switching Characteristics at Ta = 0 to +70°C, V_{SS} = 0V, V_{DD} = 3.15 to 3.45V, C_L = 15pF

Parameter	Symbol	min	typ	max	Unit
SCLK cycle time ¹	Tsclk	25	-	-	ns
SCLK cycle time ^{2 3}	Tsclk	15.4	-	-	ns
SCLK cycle time ⁴	Tsclk	20	-	-	ns
SCLK high-level pulse width ¹	Tschw	10	-	-	ns
SCLK high-level pulse width ^{2 3}	Tschw	6.2	-	-	ns
SCLK high-level pulse width ⁴	Tschw	8	-	-	ns
SCLK low-level pulse width ¹	Tsclw	10	-	_	ns
SCLK low-level pulse width ^{2 3}	Tsclw	6.2	-	_	ns
SCLK low-level pulse width ⁴	Tsclw	8	-	_	ns
HSYNC low-level pulse width	Thpw	2Tsclk	-	_	ns
HSYNC high-level pulse width	Түрж	2Tsclk	-	_	ns
CLK propagation delay time ¹	Tpckh	7	11	22	ns
CLK propagation delay time ¹	Tpckl	7	11	22	ns
CLKB propagation delay time ¹	Tpcbh	6	10	20	ns
CLKB propagation delay time ¹	Tpcbl	7	12	24	ns
CLK propagation delay time ^{2 3}	Tpckh	7	12	24	ns
CLK propagation delay time ^{2 3}	Tpckl	8	13	25	ns
CLKB propagation delay time ^{2 3}	Tpcbh	7	12	23	ns
CLKB propagation delay time ^{2 3}	Tpcbl	8	13	26	ns
CLK propagation delay time ⁴	Tpckh	7	11	22	ns
CLK propagation delay time ⁴	Tpckl	7	11	22	ns
CLKB propagation delay time ⁴	Tpcbh	6	10	20	ns
CLKB propagation delay time ⁴	Tpcbl	8	12	25	ns
Data setup time	Tdsu	5	-	-	ns
Data hold time	Tdhd	5	-	-	ns
Data output propagation delay time ¹	Tpdata	8Tsclk + 9	8Tsclk + 14	8Tsclk + 28	ns
Data output propagation delay time ^{2 3}	Tpdt0sl	16Tsclk + 9	16Tsclk + 15	16Tsclk + 29	ns
Data output propagation delay time ^{2 3}	Tpdt1sl	15Tsclk + 9	15Tsclk + 15	15Tsclk + 30	ns
Data output propagation delay time ^{2 3}	Tpdt0sh	15Tsclk + 9	15Tsclk + 15	15Tsclk + 29	ns
Data output propagation delay time ^{2 3}	Tpdt1sh	16Tsclk + 9	16Tsclk + 15	16Tsclk + 30	ns
Data output propagation delay time ⁴	Ttdatass	16Tsclk + 9	16Tsclk + 14	16Tsclk + 27	ns
Control signal setup time	Tcsu	5	-	_	ns
Control signal hold time	Tchd	5	-	-	ns
Control signal propagation delay time ¹	Tpctl	8Tsclk + 8	8Tsclk + 13	8Tsclk + 24	ns
Control signal propagation delay time ^{2 3 4}	Tpctlsp	16Tsclk + 8	16Tsclk + 13	16Tsclk + 26	ns

Parallel input, parallel output
Serial input, parallel output (1H number of pixels is even)
Serial input, parallel output (1H number of pixels is odd)
Serial input, serial output

Timing Diagrams

Input/output mode 0 (parallel input, serial output)



LC11014-241





LC11014-241





Input/output mode 2 (serial input, serial output)



Usage Notes

Parallel input, parallel output



Serial input, parallel output



Serial input, serial output



Usage Note

Since this LSI performs spatial modulation using an error diffusion algorithm, patterns that differ from the original images may be displayed for certain display pattern and gray-scale mode combinations.

No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees, jointly or severally.
 - Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.