Ordering number: EN 2018 10 6520供应商

CMOS LSI



No. 2076D

## LC6520C, 6522C, LC6520H, 6522H

Single-Chip 4-Bit Microcomputers for Medium/Large-Scale Control-Oriented Applications

The LC6520C/H are single-chip 4-bit microcomputers that contain a 4K-byte ROM, 1K-bit RAM, have 42 pins, and are fabricated using CMOS process technology. Besides 8 input/output common ports of 32 pins and an input port of 4 pins, the LC6520C/H have specific ports that are used to provide the interrupt function, 4-bit/8-bit serial input/output function, and burst pulse output function. All output ports are of the open drain type with a withstand voltage of 15 V and a drive current of 20 mA and have the option of containing a pull-up resistance bitwise.

The LC6520C/H are the same as our LC6500 series in the basic architecture of the CPU and the instruction set, but are made more powerful in the stack level and the cycle time.

The LC6522C/H are the same as the LC6520C/H, except that they contain a 2k-byte ROM, 512-bit RAM.

#### **Features**

- Instruction set with 80 instructions (Common to the LC6500 series)
- ROM/RAM
  - : 4096 bytes/1024 bits (LC6520C/H)
  - : 2048 bytes/512 bits (LC6522C/H)
- Instruction cycle time: 6 μs (C version, V<sub>DD</sub> = 3 to 5.5V)

2.77  $\mu$ s (C version, VDD = 4 to 5.5V)

9.92  $\mu$ s (H version, VDD = 4.5 to 5.5V)

Serial input/output interface x 1 (4 bits/8 bits program-selectable)

I/O ports

Input port: 4 pins
Input/output common ports: 32 pins


Input input/output withstand voltage: 15 V max (all input input/output ports)

Output current: 20 mA max (all output ports)


Pull-up resistance: May be contained bitwise by option. (All output ports)

Output level during reset: For ports C, D, output (H or L) during reset may be specified portwise by option.

# Package Dimensions 3025B-D42SIC (unit: mm)



## Package Dimensions 3052A-Q48AIC (unit: mm)



Interrupt function

Timer interrupt: 1

INT pin or serial I/O interrupt: 1

• Stack level: 8 levels (common with interrupt)

Timer: 4-bit prescaler + 8-bit programmable timer

• Burst pulse (64 x cycle time, duty 50%) output function

Oscillator option

Circuit mode: Ceramic mode, RC mode, external clock mode (200 kHz to 4.2 MHz)

(Xtal OSC constants are being checked.)


Predivider option: 1/1, 1/3, 1/4

Standby function: Standby function provided by the HALT instruction

Supply Voltage: 3 to 5.5 V (C version)

4.5 to 5.5 V (H version)

Package: DIP42 shrink type, QIP48




## Pin Description

Pin Name	Pins	1/0	Functions	Options	During Reset
V <sub>DD</sub> V <sub>SS</sub>	1		Power supply		
OSC1	1	Input	Pin for externally connecting R, C or a ceramic resonator for	(1) External clock input (2) 2-pin RC OSC (3) 2-pin ceramic	
OSC2	1	Output	system clock generation  For the external clock mode, the OSC2 pin is open.	resonator OSC (4) Predivider option 1. No. predivider 2. 1/3 predivider 3. 1/4 predivider	
PA0 PA1 PA2 PA3	4	Input/output	<ul> <li>Input/output common port A0 to 3.</li> <li>4-bit input (IP instruction)</li> <li>4-bit output (OP instruction)</li> <li>Single-bit decision (BP, BNP instructions)</li> <li>Single-bit set/reset (SPB, RPB instructions)</li> <li>Standby is controlled by the PA3 (or PA0 to 3).</li> <li>The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.</li> </ul>	(1) Open drain type output (2) With pull-up resistance (1), (2): Specified bit by bit.	• "H" output (Output Nch transistor OFF)
PB <sub>0</sub> PB <sub>1</sub> PB <sub>2</sub> PB <sub>3</sub>	4	Input	<ul> <li>Input Port B0 to 3         4-bit input (IP instruction)         Single-bit decision (BP, BNP instructions)     </li> </ul>		
PC <sub>0</sub> PC <sub>1</sub> PC <sub>2</sub> PC <sub>3</sub>	4	Input/output	<ul> <li>Input/output common port Cg to 3.         The functions are the same as for the PAg to 3. (Note)         Output ("H" or "L") during reset may be specified by option.     </li> <li>(Note) No standby control function is provided.</li> </ul>	<ul> <li>(1) Open drain type output</li> <li>(2) With pull-up resistance</li> <li>(3) Output during reset: "H"</li> <li>(4) Output during reset: "L"</li> <li>(1), (2): Specified bit by bit.</li> <li>(3), (4): Specified in a group of 4 bits.</li> </ul>	<ul> <li>"H" output</li> <li>"L" output</li> <li>(Option-selectable)</li> </ul>
PD <sub>0</sub> PD <sub>1</sub> PD <sub>2</sub> PD <sub>3</sub>	4	Input/output	<ul> <li>Input/output common port D<sub>0</sub> to 3 The functions, options are the same as for the PC<sub>0</sub> to 3.</li> </ul>	Same as for the PC <sub>0</sub> to 3.	Same as for the PC <sub>0</sub> to 3.
PEO PE1 PE2 PE3	4	Input/output	<ul> <li>Input/output common port E0 to 3</li> <li>4-bit input (IP instruction)</li> <li>4-bit output (OP instruction)</li> <li>Single-bit decision (BP, BNP instructions)</li> <li>Single-bit set/reset (SPB, RPB instructions)</li> <li>PE0: With burst pulse (64Tcyc) output function</li> </ul>	(1) Open drain type output (2) With pull-up resistance (1), (2): Specified bit by bit.	• "H" output (Output Nch transistor OFF)

## Continued from preceding page.

Pin Name	Pins	1/0	Functions	Options	During Reset
PF <sub>0</sub> /SI PF <sub>1</sub> /SO PF <sub>2</sub> /SCK PF <sub>3</sub> /INT	4	Input/output	<ul> <li>Input/output port F0 to 3         The functions, options are the same as for the PE0 to 3. However, no burst pulse output function is provided.     <li>PF0 to 3: Also used for serial interface, INT input. Programselectable.</li> <li>4 bits/8 bits of serial input/output: Program-selectable</li> <li>Serial input port</li> <li>SC: Serial output port</li> <li>SCK: Serial clock input/output</li> <li>INT: Interrupt request input</li> </li></ul>	Same as for the PE <sub>0</sub> to 3.	Same as for the PE <sub>0</sub> to 3. Serial port: Disable Interrupt source: INT
PG <sub>0</sub> PG <sub>1</sub> PG <sub>2</sub> PG <sub>3</sub>	4	Input/output	• Input/output common port G0 to 3 The functions, options are the same as for the PE0 to 3. However, no burst pulse output function is provided.	Same as for the PE <sub>0</sub> to 3.	Same as for the PE <sub>0</sub> to 3.
Plo Pl <sub>1</sub> Pl <sub>2</sub> Pl <sub>3</sub>	4	Input/output	• Input/output common port 10 to 3 The functions, options are the same as for the PG0 to 3.	Same as for the PG <sub>0</sub> to 3.	Same as for the PG0 to 3.
PJ <sub>0</sub> PJ <sub>1</sub> PJ <sub>2</sub> PJ <sub>3</sub>	4	Input/output	• Input/output common port J <sub>0</sub> to 3 The functions, options are the same as for the PG <sub>0</sub> to 3.	Same as for the PGO to 3.	Same as for the PG0 to 3.
RES	1	Input	<ul> <li>System reset input</li> <li>For power-up reset, C is connected externally.</li> <li>For reset start, "L" level is applied for 4 clock cycles or more.</li> </ul>		
TEST	1	Input	LSI test pin     Normally connected to VSS		

### System Block Diagram




RAM: Data memory Flag F: WR: Working register AC: Accumulator ALU: Arithmetic and logic unit DP: Data pointer E register E: CTL: Control register OSC: Oscillator TM: Timer STS: Status register

ROM: Program memory PC: Program counter INT: Interrupt control IR: Instruction register Instruction decoder I.DEC: CF, CSF: Carry flag, carry save flag ZF, ZSF: Zero flag, zero save flag EXTF: External interrupt request flag TMF: Internal interrupt request flag

#### **Oscillator Circuit Option**

Option Name	Circuit	Conditions, etc.
1. External Clock		Input: Schmitt type
2. 2-pin RC OSC	Cext OSC1	Input: Schmitt type
3. Ceramic Resonator OSC	C1 09C1 Ceramic resonator 05C 2	

#### Predivider Option



### Options of Ports C, D Output Level during Reset

For input/output common ports C, D, either of the following two output levels may be selected in a group of 4 bits during reset by option.

Option Name	Conditions, etc.
1. Output during reset: "H" level	All of 4 bits of ports C, D
2. Output during reset: "L" level	All of 4 bits of ports C, D

## Options of Port Output Configuration

For each input/output-common port, either of the following two output configurations may be selected by option (bitwise).

Option Name	Circuit	Conditions, etc.
Open drain type output		
2. Output with pull-up resistance		

#### **Development Support**


The following are available to support the LC6520, LC6522 program development.

- (1) User's Manual
  - "LC6554 Series User's Manual" No. E21B. (Issued in December, 1987)
- (2) Development Tool Manual
  - For the EVA-410 system, refer to the description of Development Support Tools in "LC6554 Series User's Manual". For the EVA-800 system, refer to "EVA-800-LC6554 Series Development Tool Manual".
- (3) Development Tools
  - 1) For program development (EVA-410 system)
    - i. MS-DOS host computer system (Note 1)
    - ii. MS-DOS base cross assembler (LC65S.EXE)
    - iii. Evaluation kit (EVA-410C or EVA-420)
    - iv. Evaluation kit target board (EVA-TB6520/22/54/43/46), evaluation chip (LC6595)
  - 2) For program evaluation
    - i. Piggyback (LC65PG20/22), with socket for conversion of number of piggyback pins


Note. For notes on program evaluation, do not fail to refer to "5-3-1. Notes on when evaluating programs for the LC6520/22" in "LC6554 Series User's Manual".


#### **Appearance of Application Development Tools**

#### EVA-410 System



#### Piggyback






- 3) For program development (EVA-800 system)
  - i. IBM PC/XT, IBM PC-AT (Note 1) compatible Sanyo MS-DOS machine
  - ii. Cross assembler .....MS-DOS base cross assembler: (LC65S.EXE)
  - iii. Host control program: (EVA800.EXE)
  - iv. Evaluation chip: LC6595
  - v. Emulator : EVA-800 or EVA-850 control board and evaluation chip board (Note 2)

#### Appearance of Development Support System

**EVA-800 System** 



(Note 1) IBM PC/XT, IBM PC-AT: Products of IBM Corporation

MS-DOS: Trademark of Microsoft Corporation

(Note 2) The EVA-800 is a general term for emulator. A suffix (A, B ...) is added at the end of EVA-800 as the EVA-800 is improved to be a newer version. Do not use the EVA-800 with no suffix added.

## Main Specifications of the LC6520C, 6522C

Absolute Maximum Ratings/Ta		s = 0V		unit	
Maximum Supply Voltage	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +7.0	V	
Output Voltage	V <sub>o</sub>	OSC2 Allowable up to volta	ge generated	V	
Input Voltage	V <sub>I</sub> (1)	OSC1 (Note 1) -0.3	to V <sub>DD</sub> +0.3	V	
· ·	Vi (2)	TEST, RES —0.3	to V <sub>DD</sub> +0.3	V	
	V <sub>1</sub> (3)	PB <sub>0</sub> to 3	-0.3 to +15		
Input/Output Voltage	V <sub>IO</sub> (1)		-0.3 to +15		
p-4 0-1-p-1	V <sub>10</sub> (2)		to V <sub>DD</sub> +0.3		
Peak Output Current	IOP	Input/output port	-2 to +20		
Average Output Current		Input/output port:	-2 to +20		
Average Output Current	IOA	• •	-2 10 +20	WA.	
	Sta - (1)	Per pin over the period of 100 msec.	20 4- 1140	A	
	$\Sigma I_{OA}$ (1)	Total current of PA0 to 3, PC0 to 3,	30 to +140	mA	
		PD <sub>0</sub> to 3 and PE <sub>0</sub> to 3 (Note 2)		_	
	$\Sigma I_{OA}$ (2)	Total current of PF0 to 3, PG0 to 3,	-30 to +140	mA	
		PIO to 3 and PJO to 3, (Note 2)			
Allowable Power Dissipation	Pd max (1)	DIP package, $T_a = -30 \text{ to } +70^{\circ}\text{C}$	600		
	Pd max (2)	QIP package, $T_a = -30 \text{ to } +70^{\circ}\text{C}$	400		
Operating Temperature	Topr		-30 to +70	°C	
Storage Temperature	$T_{stg}$		-55 to +125	°C	
Allowable Operating Conditions	:/Ta =30 to	o +70°C, V <sub>SS</sub> = 0V, V <sub>DD</sub> = 3.0 to 5.5\	/ min	typ max	unit
Operating Supply Voltage	V <sub>DD</sub>	VDD	3.0	5,5	V
Standby Supply Voltage	اط V <sub>st</sub>	V <sub>DD</sub> : RAM, resister hold (Note 3)	1.8	5.5	v
"H"-Level Input Voltage	V <sub>IH</sub> (1)	Port of OD type, PBo to 3:	0.7V <sub>DD</sub>	+13.5	v
11 -Level input voltage		Output Nch Tr OFF			
	V <sub>IH</sub> (2)	Port of PU type: Output Nch Tr OFF		$V_{DD}$	V
	V <sub>IH</sub> (3)	SCK, SI, INT of OD type:	$_{ m DD}$ VB.0	+13.5	٧
		Output Nch Tr OFF			
	V <sub>IH</sub> (4)	SCK, SI, INT of PU type:	0.8∨ <sub>DD</sub>	$v_{DD}$	V
		Output Nch Tr OFF			
	V <sub>IH</sub> (5)	RES	0.8V <sub>DD</sub>	$V_{DD}$	V
	V <sub>IH</sub> (6)	OSC1: External clock mode	0.8V <sub>DD</sub>	$v_{DD}$	V
			min	typ max	unit
"L"-Level Input Voltage	۷ <sub>ا</sub> ۲ (1)	PORT: $V_{DD} = 4$ to 5.5V,	$v_{SS}$	0.3V <sub>DD</sub>	V
		Output Nch Tr OFF		00	
	V <sub>IL</sub> (2)	PORT: Output Nch Tr OFF	$v_{SS}$	0.25V <sub>DD</sub>	V
	V <sub>1</sub> L (3)	$\overline{INT}$ , $\overline{SCK}$ , $SI$ : $V_{DD} = 4$ to 5.5V	VSS	0.25V <sub>DD</sub>	V
	· 1 (0)	Output Nch Tr OFF	* 33	00.0	•
	V <sub>1L</sub> (4)	INT, SCK, SI: Output Nch Tr OFF	$v_{SS}$	0.2V <sub>DD</sub>	V
	V <sub>1L</sub> (5)	OSC1: V <sub>DD</sub> = 4 to 5.5V,	VSS	0.25V <sub>DD</sub>	V
	· (E 10)	External clock mode	• 33	0,20100	•
	V <sub>1</sub> L (6)	OSC1: External clock mode	٧ss	0.2V <sub>DD</sub>	V
	VIL (7)	TEST: V <sub>DD</sub> = 4 to 5.5V	VSS	0.3V <sub>DD</sub>	٧
•	V <sub>(L</sub> (8)	TEST	VSS	0.25V <sub>DD</sub>	٧
	V <sub>1</sub> L (9)	$\overline{RES}$ : $V_{DD} = 4$ to 5.5V	VSS	0.25V <sub>DD</sub>	٧
	V <sub>IL</sub> (10)	RES	VSS	0.2V <sub>DD</sub>	V
Operating Frequency	fop			See Table 2.	-
(Cycle Time)	(T <sub>cyc</sub> )	(V <sub>DD</sub> = 4.0 to 5.5V)	(2.77)	(20)	(μs)
	. 0,0		(6.0)	(20)	(μs)
				,	

Continued from preceding page						
External Clock Conditions (Whe	en the extern	al clock or 2-pin RC OSC option is sele	ected) min	typ	max	unit
Frequency	f <sub>ext</sub>	OSC1: Fig. 1		See Tab	le 2.	
Pulse Width	(textH	OSC1: V <sub>DD</sub> = 4 to 5.5V, Fig. 1	90			ns
	LtextL	OSC1: Fig. 1	180			ns
Rise/Fall Time	textR,	OSC1: V <sub>DD</sub> = 4 to 5.5V, Fig. 1			30	ns
•	textF	OSC1: Fig. 1			100	ns
	•					
Oscillation Guaranteed Cons	tants					_
2-Pin RC Oscillation	C <sub>ext</sub>	OSC1, OSC2: $V_{DD} = 4 \text{ to } 5.5 \text{V}$ , Fig. 3	2	220±5%		pF
	Rext	OSC1, OSC2: $V_{DD} = 4$ to 5.5V, Fig. 3	2	6.8±1%		kΩ
	C <sub>ext</sub>	OSC1, OSC2: Fig. 2		270±5%		pF
	Rext	OSC1, OSC2: Fig. 2		15±1%		kΩ
Ceramic Resonator Oscillation		Fig. 3		See Tab	le 1.	
Electrical Characteristics/T -	20 to ±70°(	C, V <sub>SS</sub> = 0V, V <sub>DD</sub> = 3.0 to 5.5V	min	typ	max	Lunit
		Port of open drain type, PB0 to 3:	(11111	сур	+5.0	μA
"H"-Level Input Current	I <sub>IH</sub> (1)	Output Nch Tr OFF, Including OFF			. 5.0	μ.,
		leakage current of Nch Tr, V <sub>IN</sub> = +13.5V				
	I <sub>IH</sub> (2)	OSC1: External clock mode, V <sub>IN</sub> = V	/nn		+1.0	μΑ
"L"-Level Input Current	11H (2)	Port of open drain type, PB0 to 3:	الال 1.0		. ,,0	μΑ
L -Level Input Current	1111 (1)	Output Nch Tr OFF, VIN = VSS	1.0			, ·
	I <sub>1</sub> L (2)	Port with pull-up resistance:	1.3	-0.35		mΑ
	11 (2)	Output Nch Tr OFF, VIN = VSS	(10	-0.55		1117
	Iլը (3)	RES: VIN = VSS	-45	-10		μΑ
	I <sub>IL</sub> (3)	OSC1: External clock mode,	-1.0			μΑ
	11 (7/	VIN = VSS	1.0			,
"H"-Level Output Voltage	VoH (1)	Port with pull-up resistance:	V <sub>DD</sub> -1.2			V
11 -Level Output voltage	VOH (1)	$V_{DD} = 4 \text{ to } 5.5 \text{V}, I_{OH} = -50 \mu\text{A}$	100 1,2			•
	Vo <sub>H</sub> (2)	Port with pull-up resistance:	V <sub>DD</sub> -0.5			V
	* OR 127	$I_{OH} = -10 \mu\text{A}$	100 -11			
"L"-Level Output Voltage	V <sub>OL</sub> (1)	Port: V <sub>DD</sub> = 4 to 5.5V, I <sub>OL</sub> = 10 mA	١		1.5	V
	VOL (2)	Port: IOL = 1 mA, When IOL of			0.5	V
	OL .	each port is 1 mA or less.				
Hysteresis Voltage	$V_{H\gamma s}$	RES, INT, SCK, SI,		0.1V <sub>DD</sub>		V
, and a second	11.40	OSC1 of Schmitt type (Note 6)				
	-	0 1 0 4 1 1 0 5	- h V			
Current Dissipation	1 (4)	Operation mode, Output Nch Tr OFF	-, Port = v	DD 2	5	mΑ
2-Pin RC Oscillation	ייו פסססי	V <sub>DD</sub> : V <sub>DD</sub> = 4 to 5.5V, Fig. 2		2	3	11174
	Innon (2)	f <sub>OSC</sub> = 750 kHz typ V <sub>DD</sub> : Fig. 2 f <sub>OSC</sub> = 350 kHz typ		1.5	4,5	mΑ
Ceramic Resonator		VDD: Fig. 3 VDD = 4 to 5.5V, 4MHz	,	5	10	mΑ
Oscillation	יטטטטי (טי	1/3 predivider	-,	·		
O 30 Mation	IDDOR (4)	$V_{DD}$ : Fig. 3 $V_{DD}$ = 4 to 5.5V, 4MHz	,	5	10	mΑ
	ידי ייטטטי	1/4 predivider	-,	•	,,,	,,,,,
	IDDOP (5)	V <sub>DD</sub> : Fig. 3 400kHz		1,5	4	mΑ
		$V_{DD}$ : $V_{DD} = 4$ to 5.5V, Fig. 3 800	kHz	2	5	mΑ
External Clock		VDD: 200 kHz to 667 kHz,		2	5	mΑ
	000,	1/1 predivider				
		600 kHz to 2000 kHz, 1/3 predivider				
		800 kHz to 2667 kHz, 1/4 predivider				
	IDDOP (8)	$V_{DD}$ : $V_{DD} = 4$ to 5.5 $V$ ,		3	10	mΑ
	_	200 kHz to 1444 kHz, 1/1 predivider				
		600 kHz to 4330 kHz, 1/3 predivider				
		800 kHz to 4330 kHz, 1/4 predivider				
Standby Mode	<sup>1</sup> DDSt	V <sub>DD</sub> : V <sub>DD</sub> = 5.5V Output Nch Tr	OFF,	0.05	10	μΑ
		$V_{DD}$ : $V_{DD} = 3V$		0.025	5	μΑ

Continued from preceding page.				_
Oscillation Characteristics	min	typ	max	unit
Ceramic Resonator Oscillation	200	400	400	lal la
Oscillation Frequency $f_{CFOSC}$ OSC1, OSC2: Fig. 3 $f_0 = 40$		400 800	408 816	kHz kHz
(Note 4) OSC1, OSC2: $V_{DD} = 4 \text{ to 5}$ . Fig. 3 $f_{D} = 800 \text{ kHz}$	.50, 704	800	610	KIIZ
OSC1, OSC2: V <sub>DD</sub> = 4 to 5.	5V, 2940	3000	3060	kHz
Fig. 3 f <sub>o</sub> = 3 MHz, 1/3 predi	•	5544		
1/4 predivider	,			
OSC1, OSC2: $V_{DD} = 4$ to 5.		4000	4080	kHz
Fig. 3 f <sub>o</sub> = 4 MHz, 1/3 predi	ivider,			
1/4 predivider			40	
Oscillation Stabilizing tops Fig. 4 fo = 400 kHz			10	ms
Period V <sub>DD</sub> = 4 to 5.5V, Fig. 4	-		10	ms
f <sub>O</sub> = 4 MHz, 3 MHz, 800 kHz 2-Pin RC Oscillation	2			
Oscillation Frequency fMOSC (1) OSC1, OSC2: VDD = 4 to 5.	.5V. Fig. 2. 515	750	1156	kHz
$C_{\text{ext}} = 220 \text{ pF} \pm 5\%, R_{\text{ext}} = 6$				
f <sub>MOSC</sub> (2) OSC1, OSC2: Fig. 2,	222	350	609	kHz
$C_{ext} = 270 \text{ pF} \pm 5\%, R_{ext} = 1$	I5 kΩ±1%			
Pull-up Resistance				
I/O Port Pull-up Resistance $R_{pp}$ Port of PU type: $V_{DD} = 5V$		14		kΩ
External Reset Characteristics		_		
"H"-Level Threshold V <sub>t</sub> H	0.5V <sub>DD</sub>		).8V <sub>DD</sub>	V
"L"-Level Threshold V <sub>t</sub> L	0.2∨ <sub>DD</sub>	See Fig	).5V <sub>DD</sub>	V
Reset Time TRST Pin Capacitance CP f = 1 MHz, Other than pins t	to he	10	y. 3.	рF
tested, VIN = VSS	io de	,,,		P,
Serial Clock				
Input Clock Cycle Time tCKCY (1) SCK: VDD = 4 to 5.5V, Fig.	. 6 3.0			μs
SCK	12.0			μs
Output Clock Cycle Time tCKCY (2) SCK (TCYC = 4 x System cl	ock 64	х Тсүс		μs
period), Fig. 6				
Input Clock $t_{CKL}$ (1) $\overline{SCK}$ : $V_{DD} = 4$ to 5.5V, Fig. $"L"$ -Level Pulse Width $\overline{SCK}$	. 6 1.0 4.0			μs
Output Clock tCKL (2) SCK, Fig. 6	· ·	× TCYC		μs μs
"L"-Level Pulse Width	02	^ '		μ.υ
Input Clock $t_{CKH}$ (1) $\overline{SCK}$ : $V_{DD} = 4$ to 5.5V, Fig.	. 6 1.0			μs
"H"-Level Pulse Width SCK	4.0			μs
Output Clock t <sub>CKH</sub> (2) SCK: Fig. 6	32	× <sup>T</sup> CYC		μs
("H"-Level Pulse Width				
Serial Input				
Data Setup Time t <sub>ICK</sub> SI: Specified for 1 of SCK, I				μs
Data Hold Time tCKI SI: Specified for ↑ of SCK, F Serial Output	Fig. 6 . 0.5			μs
Output Delay Time tCKO SO: VDD = 4 to 5.5V,			0.5	μs
Specified for ↓ of SCK,	•		0.0	,
Nch OD only: External 1 kg	ohm,			
external 50 pF, Fig. 6				
SO			2.0	μs
Pulse Output		_		
Period tpcy PE0: Tcyc = 4 x System cle		x TCYC	•	μs
Nch OD only: External 1 kg external 50 pF, Fig. 7	лин,			
"H"-Level Pulse Width tpH PEO:	32 x <sup>-</sup>	CYC±1	0%	μs
"L"-Level Pulse Width tpL PEO:				
E Ecronida man tel 1 Ec.	32 x <sup>-</sup>	CYC#1	υ%	μs

Note 1: When oscillated internally under the oscillating conditions in Fig. 3, up to the oscillation amplitude generated is allowable.

Note 2: Average over the period of 100 msec.


Note 3: Operating supply voltage VDD must be held until the standby mode is entered after the execution of the HALT instruction.

The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.

Note 4: fcFOSC represents an oscillatable frequency. There is a tolerance of approximately 1% between the center frequency at the ceramic mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator.

Note 5: When mounting the QIP version on the board, do not dip it in solder.

Note 6: The OSC1 becomes the Schmitt type when the OSC option is the 2-pin RC OSC or external clock OSC.






Fig. 1 External Clock Input Waveform




Fig. 2 2-Pin RC Oscillation Circuit




Fig. 3 Ceramic Resonator Oscillation Circuit




Fig. 4 Oscillation Stabilizing Period




Fig. 5 Reset Circuit

Note 7: When the rise time of the power supply is 0, the reset time becomes 10 ms to 100 ms at  $C_{RES} = 0.1 \,\mu\text{F}$ . If the rise time of the power supply is long, the value of  $C_{RES}$  must be increased so that the reset time becomes 10 ms or greater.

4MHz (Murata)	¢ 1	33pF±10%
CSA4,00MG	τ2	33pf±10%
	R	0Ω
4MHz (Kyocera)	<b>c</b> 1	33pF±10%
KBR4,0MS	c 2	33pf±10%
	R	ŊΩ
3MHz (Murata)	¢ 1	33pf±10%
CSA3,00MG	0.2	33pf±10%
	Ř	0 \O
3MHz (Kyocera)	ζ1	47pf±10%
KBR3.0MS	0.2	47pf±10%
	R	0Ω

800kHz (Murata)	с 1	220pf±10%
CSB800D	¢2	220pf±10%
CSB800K	R	οΩ
800kHz (Kyocera)	C 1	150pf±10%
KBR800H	C 2	150pf±10%
	R	οΩ
400kHz (Murata)	c 1	470pf±10%
CSB400P	c2	470pf±10%
	R	ΟΩ
400kHz (Kyocera)	c 1	330pf±10%
KBR400B	c 2_	330pf±10%
	R	ΟΩ

Table 1 Constants Guaranteed for Ceramic Resonator Oscillation




Fig. 6 Serial Input/Output Timing




Fig. 7 Pulse Output Timing at Port PE0

Circuit Configuration	Frequency	Predivider Option (Cycle Time)	V <sub>DD</sub>	Remarks	
Ceramic Resonator Option	400 kHz	1/1 (10 μs)	3 to 5.5V	Unusable with 1/3,	
- F		1/1 (5 μs)	4 to 5.5V	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	800 kHz	1/3 (15 μs)	4 to 5.5V		
		1/4 (20 μs)	4 to 5.5V		
	0.1414	1/3 (4 μs)	4 to 5.5V	Unusable with 1/1	
	3 MHz	1/4 (5.33 μs)	4 to 5.5V	predivider	
	4 MHz	1/3 (3 μs)	4 to 5.5V	Unusable with 1/1	
		1/4 (4 μs)	4 to 5.5V	predivider	
	200 to 667 kHz	1/1 (20 to 6 μs)	3 to 5.5V		
External Clock Option	600 to 2000 kHz	1/3 (20 to 6 µs)	3 to 5.5V		
or External Clock	800 to 2667 kHz	1/4 (20 to 6 μs)	3 to 5.5V		
Drive by RC OSC	200 to 1444 kHz	1/1 (20 to 2,77 μs)	4 to 5.5V		
Option	600 to 4330 kHz	1/3 (20 to 2.77 μs)	4 to 5.5V		
	800 to 4330 kHz	1/4 (20 to 3.70 μs)	4 to 5.5V		
External Clock Drive by ceramic resonator OSC Option		drive is impossible. When clock option or RC OSC	•	al clock drive,	
RC OSC Option	Used with 1/1 predivider, recommended constants ( $V_{DD}$ = 4 to 5.5V, $V_{DD}$ = 3 to 5.5V). If used with other than recommended constants, the predivider option, frequency, $V_{DD}$ range must be the same as for the external clock option.				

Table 2 Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown above.)

#### RC Oscillation Characteristic of the LC6520C, 6522C

Fig. 8 shows the RC oscillation characteristic of the LC6520C, 6522C. For the variation range of RC OSC frequency of the LC6520C, 6522C, the following are guaranteed at the external constants only shown below.

```
1) V_{DD} = 3.0V to 5.5V, T_a = -30°C to +70°C

External constants C_{ext} = 270 pF, Rext = 15 kohms

C_{ext} = 270 pF, Rext = 15 kohms

C_{ext} = 222 kHz\leq f<sub>mosc</sub> \leq 609 kHz
```

2)  $V_{DD}$  = 4.0V to 5.5V,  $T_a$  = -30°C to +70°C External constants Cext = 220 pF, Rext = 6.8 kohms 515 kHz  $\leq$  f<sub>mosc</sub>  $\leq$  1156 kHz

If any other constants than specified above are used, the range of Rext = 4 kohms to 23 kohms, Cext = 150 pF to 400 pF must be observed. (See Fig. 8.)

Note 8: The oscillation frequency at  $V_{DD} = 5.0V$ ,  $T_a = 25^{\circ}C$  must be in the range of 350 kHz to 750 kHz. Note 9: The oscillation frequency at  $V_{DD} = 4.0V$  to 5.5V,  $T_a = -30^{\circ}C$  to  $+70^{\circ}C$  and  $V_{DD} = 3.0V$  to 5.5V,  $T_a = -30^{\circ}C$  to  $+70^{\circ}C$  must be within the operation clock frequency range. (See Table 2.)




Fig. 8 RC Oscillation Frequency Data (Typ.)


## Main Specifications of the LC6520H, 6522H

Main Specifications of the	LCOSZON,	032211			
Absolute Maximum Ratings/Ta	= 25°C, Vss	: = 0V		unit	
Maximum Supply Voltage	V <sub>DD</sub> max		-0.3 to +7.0	V	
Output Voltage	v <sub>o</sub>	OSC2 Allowable up to volt	age generated	V	
Input Voltage	V <sub>I</sub> (1)		to V <sub>DD</sub> +0.3	V	
input voltege	V <sub>1</sub> (2)		to V <sub>DD</sub> +0.3	V	
	V <sub>I</sub> (3)	PB <sub>0</sub> to 3	-0.3 to +15	V	
Input/Output Voltage	V <sub>IO</sub> (1)	Port of OD type	-0.3 to +15	v	
Input/Output voltage	V <sub>IO</sub> (2)		to V <sub>DD</sub> +0.3	v	
Book Owner Current		Input/output port	-2 to +20	mA	
Peak Output Current	IOP		-2 to +20	mA	
Average Output Current	<sup>1</sup> 0A	Input/output port: Per pin over the period of 100 msec.	-2 10 <del>7</del> 20	ША	
	ΣIOA (1)	Total current of PA <sub>0</sub> to 3, PC <sub>0</sub> to 3, PD <sub>0</sub> to 3, and PE <sub>0</sub> to 3 (Note 2)	-30 to +140	mA	
	ΣIOA (2)	Total current of PF0 to 3, PG0 to 3, and PI0 to 3, PJ0 to 3 (Note 2)	-30 to +140	mA	
Allowable Power Dissipation	Pa max (1)	DIP package, $T_a = -30 \text{ to } +70^{\circ}\text{C}$	600	mW	
Allowabia , 51.0. E testeure .		QIP package, $T_a = -30 \text{ to } +70^{\circ}\text{C}$	400	mW	
Operating Frequency	Topg	an puonago, ra	-30 to +70	°C	
Storage Temperature	T <sub>stg</sub>		-55 to +125	°Č	
Storage remperature	·sig		55 15 125	•	
Allowable Operating Conditions	s/T <sub>a</sub> = -30 to	$_{0}$ +70 $^{\circ}$ C, V <sub>SS</sub> = 0V, V <sub>DD</sub> = 4.5 to 5.5	V min	typ max	unit
Operating Supply Voltage	V <sub>DD</sub>	V <sub>DD</sub>	4,5	5.5	V
Standby Supply Voltage	V <sub>st</sub>	V <sub>DD</sub> : RAM, resister hold (Note 3)	1.8	5.5	v
"H"-Level Input Voltage	νςι V <sub>IH</sub> (1)	Port of OD type, PB <sub>0</sub> to 3:	0.7V <sub>DD</sub>	+13.5	v
"H"-Level Input voltage		Output Nch Tr OFF			
	V <sub>IH</sub> (2)	Port of PU type: Output Nch Tr OFF		$V_{DD}$	V
	VIH (3)	SCK, SI, INT: Output Nch Tr OFF	$_{ m DD}$	+13.5	V
	VIH (4)	SCK, SI, INT: Output Nch Tr OFF	$_{ m DD}$	$v_{DD}$	V
	V <sub>IH</sub> (5)	RES	0.8V <sub>DD</sub>	$V_{DD}$	V
	V <sub>1H</sub> (6)	OSC1: External clock mode	0.8V <sub>DD</sub>	$v_{DD}$	V
"L"-Level Input Voltage	VIL (1)	Port: Output Nch Tr OFF	$v_{SS}$	0.3∨ <sub>DD</sub>	V
	V <sub>IL</sub> (2)	INT, SCK, SI: Output Nch Tr OFF	. V <sub>SS</sub>	0.25V <sub>DD</sub>	V
	V <sub>IL</sub> (3)	OSC1: External clock mode	VSS	0.25V <sub>DD</sub>	V
	VIL (4)	TEST	VSS	0.3V <sub>DD</sub>	V
	VIL (5)	RES	VSS	0.25V <sub>DD</sub>	V
Operating Frequency	fop			able 2.	•
(Cycle Time)	(T <sub>cyc</sub> )		(0.92)	(20)	(μs)
(Cycle Time)	( Cyc)		(0.02)	(20)	(ms)
External Clock Conditions (Whe			_	_	
Frequency	<sup>f</sup> ext	OSC1: Fig. 1	See T	able 2.	
Pulse Width	(textH, textL	OSC1: Fig. 1	90		ns
Rise/Fall Time	(textR,	OSC1: Fig. 1		30	ns
_	(t <sub>ext</sub> F				
Oscillation Guaranteed Constan					
Ceramic Resonator Oscillation	on	Fig. 2	See T	able 1.	

		C, V <sub>SS</sub> = 0V, V <sub>DD</sub> = 4.5 to 5.5V	min	typ	max	unit
"H"-Level Input Current	I <sub>IH</sub> (1)	Port of open drain type, PBO to 3: Output Nch Tr OFF, Including Nch Tr OFF leakage curre	ent,		+5.0	μΑ
	I <sub>IH</sub> (2)	V <sub>IN</sub> = 13.5V OSC1: External clock mode, V <sub>IN</sub> =	Voo		+1.0	μΑ
"L"-Level Input Current	I <sub>I</sub> L (1)	Port of open drain type, PB <sub>0</sub> to 3: Output Nch Tr OFF, V <sub>IN</sub> = V <sub>SS</sub>	-1.0		. 1,0	μΑ
	I <sub>I</sub> L (2)	Port with pull-up resistance: Output Nch Tr OFF, VIN = VSS	-1.3	-0.35		mA
	կը (3) կը (4)	RES: V <sub>IN</sub> = V <sub>SS</sub> OSC1: External clock mode,	-45 -1.0	-10		μΑ μΑ
"H"-Level Output Voltage	V <sub>OH</sub> (1)	VIN = VSS Port with pull-up resistance: IOH = -50 μA	V <sub>DD</sub> -1.2			٧
	V <sub>OH</sub> (2)	Port with pull-up resistance: IOH =10 μA	V <sub>DD</sub> -0.5			٧
"L"-Level Output Voltage	V <sub>OL</sub> (1) V <sub>OL</sub> (2)	Port: IOL = 10 mA Port: IOL = 1 mA, When IOL of each	:h		1.5 0.5	V V
Hysteresis Voltage	$V_{\text{Hys}}$	port is 1 mA or less. RES, INT, SCK, SI, OSC1 of Schmitt type (Note 6)	C	.1V <sub>DD</sub>		V
Current Dissipation Ceramic Resonator	IDDOP (1)	VDD: Fig. 2, 4MHz, Operating mod	e,	5	10	mΑ
Oscillation External Clock	I <sub>DDOP</sub> (2)	Output Nch Tr OFF, Port = V <sub>DD</sub> V <sub>DD</sub> : 200 kHz to 4330 kHz, Operating mode, Output Nch Tr OF Port = V <sub>DD</sub>	F,	5	10	mΑ
Standby Mode	DDST	$V_{DD}$ : $V_{DD} = 5.5V$ Output Nch Tr $V_{DD}$ : $V_{DD} = 3V$ Port = $V_{DD}$	OFF,	0.05 0.025	10 5	μΑ μΑ
Oscillation Characteristics Ceramic Resonator Oscillatio	n					
Oscillation Frequency	fCFOSC (Note 4)	OSC1, OSC2: Fig. 2 $f_0 = 4 \text{ MHz}$	3920	4000	4080	kHz
Oscillation Stabilizing Period	tCFS	Fig. 3 $f_0 = 4 \text{ MHz}$			10	ms
Pull-up Resistance I/O Port Pull-up Resistance	Rpp	Port of PU type: V <sub>DD</sub> = 5V		14		kΩ
External Reset Characteristics "H"-Level Threshold "L"-Level Threshold	V <sub>tH</sub> V <sub>tL</sub>		0.5V <sub>DD</sub> 0.25V <sub>DD</sub>	(	0.8V <sub>DD</sub>	V V
Reset Time	TRST CP	f = 1 MHz. Other than pins to be		e Fig. 4. 10	J.0 V DD	
Pin Capacitance	OF .	f = 1 MHz, Other than pins to be tested, V <sub>IN</sub> = V <sub>SS</sub>		10		рF
Serial Clock Input Clock Cycle Time	tokov /1\	SCK: Fig. 5	3.0			110
Output Clock Cycle Time		SCK: rig. 5 SCK: (TCYC = 4 x System clock period), Fig. 5		x TCYC		μs μs
Input Clock "L"-Level Pulse Width	t <sub>CKL</sub> (1)	SCK: Fig. 5	1.0			μs
Output Clock "L"-Level Pulse Width	tCKL (2)	SCK: Fig. 5	32	× TCYC		μs


Continued from preceding page	min	typ	max	unit		
Input Clock "H"-Level Pulse Width	t <sub>CKH</sub> (1)	SCK: Fig. 5	1.0			μs
Output Clock "H"-Level Pulse Width	tCKH (2)	SCK: Fig. 5	32 x TCYC			μs
Serial Input						
Data Setup Time	tick	SI: Specified for ↑ of SCK, Fig. 5	0.5			μs
Data Hold Time	†CK1	SI: Specified for ↑ of SCK, Fig. 5	0.5			μs
Serial Output		· · ·				
Output Delay Time	<sup>t</sup> CKO	SO: Specified for ↓ of SCK, Nch OD only: External 1 kohm, external 50 pF, Fig. 5			0.5	μs
Pulse Output		• • •				
Period	tPCY	PEO: TCYC = 4 x System clock period, Nch OD only: External 1 kohm, external 50 pF, Fig. 6	64 x	TCYC		μs
"H"-Level Pulse Width	tPH	PEO:	32	x Tcyc	±10%	μs
"L"-Level Pulse Width	111				∓10%	μs

- Note 1: When oscillated internally under the oscillating conditions in Fig. 2, up to the oscillation amplitude generated is allowable.
- Note 2: Average over the period of 100 msec.
- Note 3: Operating supply voltage V<sub>DD</sub> must be held until the standby mode is entered after the execution of the HALT instruction. The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.
- Note 4: fcFosc represents an oscillatable frequency. There is a tolerance of approximately 1% between the center frequency at the ceramic mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator.
- Note 5: When mounting the QIP version on the board, do not dip it in solder.
- Note 6: The OSC1 becomes the Schmitt type when the OSC option is the external clock OSC.



(OSC2)

Fig. 1 External Clock Input Waveform






Fig. 2 Ceramic Resonator Oscillation Circuit

Fig. 3 Oscillation Stabilizing Preiod

4MHz (Murata)	c 1	33pf±10%
CSA4,00MG	c 2	33pF±10%
	Ř	οΩ
4MHz (Kyocera)	c 1	33pf±10%
KBR4.0MS	c 2	33pf±10%
	R	οΩ

Table 1 Constants Guaranteed for Ceramic Resonator Oscillation




Fig. 4 Reset Circuit

Note 7: When the rise time of the power supply is 0, the reset time becomes 10 ms to 100 ms at  $C_{RES} = 0.1 \ \mu F$ . If the rise time of the power supply is long, the value of  $C_{RES}$  must be increased so that the reset time becomes 10 ms or greater.





Fig. 5 Serial Input/Output Timing



The load conditions are the same as in Fig. 5.

Fig. 6 Pulse Output Timing at Port PEO

Circuit Configuration	Frequency	Predivider Option (Cycle Time)	V <sub>DD</sub>	Remarks					
Ceramic Resonator OSC Option	4 MHz	1/1 (1 μs)	4.5 to 5.5V	_					
External Clock Option	200 to 4330 kHz	1/1 (20 to 0.92 µs)	4.5 to 5.5V						
External Clock Drive by Ceramic Resonator OSC Option	The external clock drive is impossible. When using the external clock drive, specify the external clock option.								

Table 2 Table of Oscillation, Predivider Option (All selectable combinations are shown. Do not use any other combinations than shown above.)

## **Notes for Standby Function Application**

The LC6520, LC6522 provide the standby function called HALT mode to minimize the current dissipation when the program is in the wait state.

The standby function is controlled by the HALT instruction, PA pin, RES pin, and serial transfer completion signal. A peripheral circuit and program must be so designed as to provide precise control of the standby function. In most applications where the standby function is performed, voltage regulation, instantaneous break of power, and external noise are not negligible. When designing an application circuit and program, whether or not to take some measures must be considered according to the extent to which these factors are allowed. This section mainly describes power failure backup for which the standby function is mostly used. A sample application circuit where the standby function is performed precisely is shown below and notes for circuit design and program design are also given below.

When using the standby function, the application circuit shown below must be used and the notes must be also fully observed.

If any other method than shown in this section is applied, it is necessary to fully check the environmental conditions such as power failure and the actual operation of an application equipment.

#### 1. HALT mode release conditions

#### 1-1. Supplementary description of release by serial transfer completion signal

On completion of serial transfer, the HALT mode is released and the execution of the program starts with an instruction immediately following the HALT instruction. This function can be used to execute the program only when serial transfer occurs, placing the program in the wait state when no serial transfer occurs. This function is effective in reducing the current dissipation or clock noise.

- Notes -
- Release by the serial transfer completion signal is available only when the RC mode is used for system clock generation; and unavailable when the ceramic mode is used.
- On completion of serial transfer, the HALT mode is released unconditionally. In an application, such as
  capacitor backup application, where the current dissipation must be kept as low as possible during backup and
  serial transfer by external clock is also used, the HALT mode is released when serial data is transferred externally during backup.

#### 1-2. Summary of HALT release conditions

The HALT mode setting, release conditions are shown in Table 1.

Table 1 HALT mode setting, release conditions

HALT mode setting conditions	HALT mode release conditions
HALT instruction Provided that PA3, (PA3 to PA0 or PA3 is program- selectable) is at high level.	<ol> <li>Reset (Low level is appled to RES.)</li> <li>Low level is applied to PA3, (PA3 to PA0 or PA3 is program-selectable.)</li> <li>Serial transfer completion.</li> </ol>

Note) HALT mode release conditions (2), (3) are available only when the RC mode is used for system clock generation; and unavailable when the ceramic mode is used.

### 2. Proper cares in using standby function

When using the standby function, an application circuit and program must be designed with the following in mind.

- (1) The supply voltage at the standby state must not be less than specified.
- (2) Input timing and conditions of each control signal (RES, port A, serial transfer) must be observed at the standby initiate/release state.
- (3) Release operation must not be overlapped at the time of execution of the HALT instruction.

A sample application where the standby function is used for power failure backup is shown below as a concrete method to observe these notes. A sample application circuit, its operation, and notes for program design are given below.

#### Sample application where the standby function is used for power failure backup

Power failure backup is an application where power failure of the main power source is detected and the HALT instruction is executed to cause the standby state to be entered. The current dissipation is minimized and a backup capacitor is used to retain the contents of the internal registers for a certain period of time. After power is restored, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC). Shown below are sample applications where the program selects or not between power-ON reset and reset after power is restored, notes, measures for instantaneous break of AC power, and notes for serial transfer.

#### 2-1. Sample application 1 where the standby function is used for power failure backup

Shown below is a sample application where the program does not select between power-ON reset and reset after power is restored.

#### 2-1-1. Sample application circuit - (1)

Fig. 2-1 shows a sample application where the standby function is used for power failure backup.




Fig. 2-1. Sample application - (1) where the standby function is used for power failure backup

#### 2-1-2. Operating waveform in sample application circuit — (1)

The operating waveform in the sample application circuit in Fig. 2-1 is shown in Fig. 2-2. The mode is roughly divided as follows: a, Power-ON reset, b, Instantaneous break of main power, C, Return from power failure backup.




Fig. 2-2. Operating waveforms — (1) in sample application circuit

#### 2-1-3. Operation of sample application circuit — (1)

(a) At the time of power-ON reset

After power rises, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC).

- Note -

This sample application circuit provides an indeterminate region where no reset occurs before the operating VDD range is entered.

#### (b) At the time of instantaneous break

- (i) When the PXX input voltage does not meet VIL (The PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:
  - A reset occurs in the normal mode, providing the same operation as power-ON reset.
- (ii) When both of the PXX input voltage and RES input voltage do not meet VIL: The program continues running in the normal mode.
- (iii) When both of the PXX input voltage and RES input voltage meet VIL:

When two pollings do not regard the  $P_{XX}$  input voltage as "L" level, the HALT mode is not entered and a reset occurs.

When two pollings regard the PXX input voltage as "L" level, the HALT mode is entered and after power is restored a reset occurs, releasing the standby mode.

(c) At the time of return from power failure backup

After power is restored, a reset occurs, releasing the standby mode.

#### 2-1-4. Notes for design of sample application circuit - (1)

V+rise time and C2

Make the time constant (C<sub>2</sub>, R) of the reset circuit 10 times as long as the V+rise time. (R: ON-chip resistor, 500 kohm typ.)

Make the V+rise time shorter (up to 20 ms).

• R1 and C1

Make the R<sub>1</sub> value as small as possible. Make the C<sub>1</sub> value as large as possible according to the backup time calculated, (Fix the R<sub>1</sub> value so that the C<sub>1</sub> charging current does not exceed the power source capacity.)

R2 and R3

Make the "H"-level input voltage applied to the PXX pin equal to VDD.

R<sub>2</sub>

Fix the time constant of  $C_2$  and  $C_4$  so that  $C_2$  can discharge during the period of time from when V+ gets lower than V+TROM (TR OFF) at the time of instantaneous break until the  $P_{XX}$  input voltage gets lower than  $V_{IL}$  (because release by reset is not available after the HALT mode is entered by instantaneous break).

R5 and R6

Make V+ (VBE  $\rightleftharpoons$  0.6V is obtained by R5 and R6) when the reset circuit works (Tr ON) more than (operating VDD min + VF of diode D1). Observing this note, make V+ as low as possible to provide a reset early enough after power-ON.

Backup time

The normal operation continues with a relatively high current dissipation from when power failure is detected by the PXX until the HALT instruction is executed. Fix the C<sub>1</sub> value so that the standby supply voltage is held during backup time of set + above-mentioned time.

#### 2-1-5. Notes for software design

- Design the program so that port A<sub>0</sub> to A<sub>2</sub> cannot be used for standby release and port A<sub>3</sub> is brought to "H" level at the standby mode.
- Input a standby request to a normal input port other than the PA3 and check by polling this input port twice.

(Example)

BP1 AAA ; 1st polling
RCTL 3 ; Interrupt inhibit
BP1 AAA ; 2nd polling
HALT ; Standby

AAA:

- 2-2. Sample application 2 where the standby function is used for power failure backup

  Shown below is a sample application where the program selects between power-ON reset and reset after power is restored.
- 2-2-1. Sample application circuit (2) (No instantaneous break in power source)
  Fig. 2-3 shows a sample application where the standby function is used for power failure backup.






Fig. 2-3 Sample application - (2) where the standby function is used for power failure backup

#### 2-2-2. Operating waveform in sample application circuit — (2)

The operating waveform in the sample application circuit in Fig. 2-3 is shown in Fig. 2-4. The mode is roughtly divided as follows: a, Power-ON reset, b. Return from power failure backup.





V+TRON: V+ value when TR1 is turned ON/OFF.

Fig. 2-4. Operating waveform - (2) in sample application circuit

#### 2-2-3. Operation of sample application circuit - (2)

(a) At the time of power-ON reset

The operation and notes are the same as for sample application circuit — (1), except that after reset release  $P_{XX} = "L"$  is program-detected to decide program start after initial reset.

(b) Standby initiation

When one polling regards the PXX input voltage as "L" level, the HALT mode is entered.

(c) At the time of return from power failure backup

After power is restored, a reset occurs, releasing the standby mode. After standby release PXX = "H" is

program-detected, deciding program start after power is restored.

#### -- Note --

If power is restored after VDD during power failure backup gets lower than VIH on the PXX, PXX = "L" may be program-detected, deciding program start after initial reset.

#### 2-2-4. Notes for design of sample application circuit — (2)

R2 and R3

Fix the  $R_2$  value so that  $R_2 >> R_1$  is yielded and fix the  $R_3$  value so that IB of TR2 is limited.

● R⊿

There is no severe restriction on the R4 value, but fix it so that  $C_2$  can discharge quickly. Other notes are the same as for sample application circuit - (1).

#### 2-2-5. Notes for software design

- Design the program so that port A<sub>0</sub> to A<sub>2</sub> cannot be used for standby release and port A<sub>3</sub> is brought to "H" level.
- Input a standby request to a normal input port other than the PA3 and check by polling this input port once.

(Example)
:
BP1 AAA ; Polling
HALT ; Standby
AAA: :

#### 2-3. Sample application 3 where the standby function is used for power failure backup

#### 2-3-1. Sample application circuit — (3) (There is an instantaneous break in power source.)

Fig. 2-5, shows a sample application where the standby function is used for power failure backup.




Fig. 2-5 Sample application - (3) where the standby function is used for power failure backup

#### 2-3-2. Operating waveform in sample application circuit — (3)

The operating waveform in the sample application circuit in fig. 2-5 is shown in Fig. 2-6. The mode is roughly divided as follows: a, Power-ON reset, b, Instantaneous break of main power, C, Return from power failure backup.




Fig. 2-6. Operating waveform in sample application circuit - (3)

#### 2-3-3. Operation of sample application circuit — (3)

- (a) At the time of power-ON reset
  - The operation and notes are the same as for sample application circuit (2)
- (b) At the time of instantaneous break
  - (i) When the PXX input voltage does not meet VIL (the PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:

    A reset occurs in the normal mode. After reset release PXX = "H" is program-detected, deciding program start after instantaneous break.
  - (ii) When both of the PXX input voltage and RES input voltage do not meet VIL: The program continues running in the normal mode.
  - (iii) When both of the PXX input voltage and RES input voltage meet VIL:
    When two pollings do not regard the PXX input voltage as "L" level, the HALT mode is not entered and a reset occurs.
    When two pollings regard the PXX input voltage as "L" level, the HALT mode is entered and after power is restored, a reset occurs, releasing the standby mode. After standby release PXX = "H" is program-detected, deciding program start after instantaneous break.
- (c) At the time of return from power failure backup
  - The operation and notes are the same as for sample application circuit (2)

#### 2-3-4. Notes for design of sample application circuit - (3)

● R3

Bias resistance of TR2

R7 and R8

Fix the R7 and R8 values so that TR3 is turned ON/OFF at approximately 1.5V of V+.

Other notes are the same as for sample application circuit - (1)

#### 2-3-5. Notes for software design

Same as for sample application circuit — (1)

#### 2-4. Notes (1) for providing serial transfer

Notes for providing power failure backup and serial transfer

This application assigns top priority to power failure backup. When power failure backup is provided, serial transfer may not be provided normally.

(1) When the internal clock is used for the serial clock:

Execute the serial transfer start instruction immediately before executing the HALT instruction. If this is done during serial transfer, the power failure backup mode is entered without normal transfer.

(2) When the external clock is used for the serial clock:

When power failure is detected, it is most prioritized that the HALT mode is entered, providing power failure backup. It is necessary to design an application system where no release signal by serial transfer completion is inputted to the HALT instruction executing cycle and no release signal is inputted during backup.

#### 2-5. Notes (2) for providing serial transfer

Notes for providing HALT and serial transfer for program standby without power failure backup

This application assigns top priority to serial transfer. The following notes for system design must be observed.

(1) When the internal clock is used for the serial clock:

Transfer starts when it is ready on both sides. When transfer is not ready on the other side, the HALT instruction is executed to reduce the current dissipation. When transfer is ready, the HALT release signal (RES, PA) causes return from the standby mode, starting serial transfer.

(2) When the external clock is used for the serial clock:

Synchronization must be provided between microcomputers to prevent the HALT instruction and HALT release signal (RSIOEND) from overlapping. When transfer is ready, the serial transfer start instruction is executed and the program is placed in the wait state. The other side adjusts thime so that no overlap occurs between the HALT instruction and transfer completion and starts serial transfer. On completion of transfer, the HALT mode is released and the program is executed with an instruction immediately following the HALT instruction.

## LC6520, LC6522 INSTRUCTION SET

Symbol	Description					
AC	: Accumulator	M(DP)	: Memory addressed by DP	(	1,1	] : Contents
ACt	: Accumulator bit t	P(DP <sub>1</sub> )	: Input/output port addressed by DP <sub>1</sub>		-	: Transfer and direction
CF	: Carry flag	PC T	: Program counter		+	: Addition
CTL	: Control register	STACK	: Stack register		_	: Subtraction
DP	: Data pointer	TM	: Timer		Α	: AND
E	: E register	TMF	: Timer (internal) interrupt request flag		V	: OR
EXTF	: External interrupt request flag	At, Ha, La	: Working register		¥	: Exclusive OR
Fn	: Flag bit n	ZF	: Zero flag -			
M	: Memory		-			

tolt			Instruction code			'n			Status flag	
Instruction group		Mnemonic	D7D6D5D4	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Byte	Cycles	Function	Description	affected	Remarks
	CLA	Clear AC	1100	0000	1	1	AC O	The AC contents are cleared.	ZF	<b>*</b> 1
ğ	CLC	Clear CF	1110	0001	1	1	CF ←O	The CF contents are cleared.	CF	
instru	STC	Set CF	1 1 1 1	0001	1	1	CF ←1	The CF is set.	CF	
ion	CMA	Complement AC	1110	1011	1	1	AC +-(AC)	The AC contents are complemented.	ZF	-
ulat	INC	Increment AC	0000	1110	1	1	AC -(AC) +1	The AC contents are incremented +1.	ZF CF	
hanig	DEC	Degrement AC	0000	1111	1	1	AC ←(AC) -1	The AC contents are decremented -1.	ZF CF	
Accumulator manipulation instructions	RAL	Rotate AC left through CF	0000	0001	1	1	ACo←(CF), ACn+1← (ACn), CF←(AC3)	The AC contents are shifted left through the CF.	ZF CF	
Ē	TAE	Transler AC to E	0000	0 0 1 1	1	1	E ← (AC)	The AC contents are transferred to the E.		
Ϋ́	XAE	Exchange AC with E	0000	1 1 0 1	1	1	(AC) ≒(E)	The AC contents and the E conents are exchanged.		
5	INM	Increment M	0010	1110	1	1	M(DP) ← [M(DP) ]+1	The M(DP) contents are incremented +1,	ZF CF	<del></del>
<u>راه</u>	DEM	Decrement M	0010	1 1 1 1	1	1	M(DP) ← (M(DP)) +1	The M(DP) contents are decremented -1.	ZF CF	
direm /	SMB bit	Set M data bit	0000	1 0 B <sub>1</sub> B <sub>0</sub>	1	1	M(DP. B <sub>1</sub> B <sub>0</sub> ) ←1	A single bit of the M(DP) specified with B <sub>1</sub> B <sub>0</sub> is set.		
Memory manipulation instructions	RM8 bit	Resel M data bit	0010	1 0 B <sub>1</sub> B <sub>0</sub>	1	1	M(DP. B1B0) ←0	A single bit of the M(DP) specified with B <sub>1</sub> B <sub>0</sub> is reset.	ZF	
	AD	Add M to AC	0110	0 0 0 0	1	1	AC +-(AC) + (M(DP))	Binery addition of the AC contents and the M(DP) contents is performed and the result is stored in the AC.	ZF CF	
	ADC	Add M to AC with CF	0010	0000	1	1	AC ←(AC) + (M(DP)) +(CF)	Binary addition of the AC, CF contents and the M(DP) contents is performed and the result is stored in the AC.	ZF CF	
	DAA	Decimal adjust AC in addition	1 1 1 0	0 1 1 0	1	1	AC +(AC) +6	6 is added to the AC contents.	ZF	
	DAS	Decimal adjust AC in subtraction	1110	1010	1	1	AC -(AC)+10	10 is added to the AC contents.	ZF	
tions	EXL	Exclusive or M to AC	1 1 1 1	0 1 0 1	1	1	AC ←(AC) ¥ (M(DP))	The AC contents and the M(DP) contents are exclusive-ORed and the result is stored in the AC.	ZF	
instruc	AND	And M to AC	1110	0 1 1 1	1	1	AC -(AC) A (M(DP))	The AC contents and the M(DP) contents are ANDed and the result is stored in the AC.	ZF	
parison	OR	Or M to AC	1110	0101	1	1	AC -(AC) V (M(DP))	The AC contents and the M(DP) contents are ORed and the result is stored in the AC.	ZF	
Arithmetic operation/comparison instructions	СМ	Compare AC with M	1 1 1 1	1011	1	1	(M(DP))+(AC)+1	The AC contents and the M(DP) contents are compared and the CF and ZF are set/reset.	ZF CF	
Arith	CI data	Compare AC with immediate data	0 0 1 0	1 1 0 0	2	2	13121110 +(AC)+1	The AC contents and the immediate data $\frac{1}{3}\frac{1}{2}\frac{1}{10}$ are compared and the ZF and CF are set/reset.  Comparison result CF ZF $\frac{1}{3}\frac{1}{2}\frac{1}{10}$ $\frac{1}{0}$ $\frac{1}$	ZF CF	
	CLI data	Compare DPL with immediate data	0 0 1 0	1 1 0 0		2	{DP <sub>L</sub> } ¥  3 2 1 0	The DP <sub>L</sub> contents and the immediate data 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub> are compared.	ZF	
	LI data	Load AC with immediate data	1100	13 12 11 10	₩	1	AC -13121110	The immediate data 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub> is loaded in the AC.	ZF	<b>*</b> 1
	s	Store AC to M	0000	0 0 1 0	1	1	M(DP) ←(AC)	The AC contents are stored in the M(DP).	ļ	
	L	Load AC Irom M	0010	0001	1	+	AC + (M(DP))	The AC contents and the M(DP)	ZF	The ZF is set/reset
ctions	XM data	Exchange AC with M. then modify DPH with immediate data	1010	0 M <sub>2</sub> M <sub>1</sub> M <sub>0</sub>	1	2	(AC) ≒ (M(DP)) DP <sub>H</sub> ←(DP <sub>H</sub> ) ∀ OM <sub>2</sub> M <sub>1</sub> M <sub>0</sub>	The AC contents and the M(DP) contents are exchanged and then the DP <sub>H</sub> contents are modified with the contents of (DP <sub>H</sub> ) $\forall$ OM <sub>2</sub> M <sub>1</sub> M <sub>0</sub> .	ZF	The ZF is set/reset according to the result of (DP <sub>H</sub> )  vOM <sub>2</sub> M <sub>1</sub> M <sub>0</sub> .
Load/store instructions	x	Exchange AC with M	1010	0000	1	2	(AC) = (M(DP))	The AC contents and the M(DP) contents are exchanged.	ZF	The ZF is set/reset according to the DP <sub>M</sub> contents at the time of instruction execution.
Load/st	ΧI	Exchange AC with M. then increment DPL	1 1 1 1	1 1 1 0	1	2	(AC) ≒ (M(DP)) DPL ←(DPL) +1	The AC contents and the M(DP) contents are exchanged and then the DPL contents are incremented +1.	ZF	The ZF is set/reset seconding to the result of IDP <sub>L</sub> +13
	хo	Exchange AC with M, then decrement DPL	1 1 1 1	1 1 1 1	1	2	(AC) ≒ (M(DP)) DP L ←(DP L) − 1	The AC contents and the M(DP) contents are exchanged and then the DP <sub>L</sub> contents are decremented -1.	ZF	The ZF is set/reset according to the result of IDP <sub>L</sub> = I
	RTBL	Read table data from program ROM	0110	0 0 1 1	1	2	AC.E←ROM (PCh.E.AC)	The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in the AC and E.		

## LC6520C,6520H,6522C,6522H

<u></u>	Г	·	•	· :		_	<u> </u>	<u> </u>	!	· · · · · · · · · · · · · · · · · · ·
Instruction group		Mnemonic	Instruct	tion code	E	\$	Function	Description	Status flag	Remarks
Tour di		инетопс	D7 D6 D5 D4	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	8ytes	Cycles	Function	Description	affected	
Date pointer manipulation instructions	LDZ data	Load DPH with Zero and DPL with immediate data respectively	1000	13 12 11 10	1	1	DPH ←0 DPL ←13121110	The DP <sub>H</sub> and DP <sub>L</sub> are loaded with 0 and the immediate data 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub> respectively.		
tion inst	LHI data	Load DPH with immediate data	0100	13 12 11 10	1	1	DPH ← 13 12 11 10	The DP <sub>H</sub> is loaded with the immediate data 13121110.		
1 1	IND	Increment DPL .	1110	1 1 1 0	1	1	DPL ← (DPL) + 1	The DPL contents are incremented +1.	ZF	
Ē	DED	Decrement DPL	1110	1 1 1 1	1	1	DPL (OPL) 1	The DP contents are decremented -1.	ZF	
يَّجُ إ	TAL	Transfer AC to DPu	1 1 1 1	0 1 1 1	1	1	DPı ⊶(AC)	The AC contents are transferred to the DPL		
· E	TLA	Transfer DPL to AC	1.1.1.0	1001	1	1	AC ←(DPL)	The DP <sub>1</sub> contents are transferred to the AC	ZF	
1 2	XAH	Exchange AC with DPH	0 0 1 0	0011	1	1	(AC) ≒ (DPH)	The AC contents and the DP <sub>H</sub> contents are exchanged.		
┝╩	XAt	Exchange AC with	00.0	11 10	H	_	17.07.27.17	The AC contents and the contents of		
Working register manipulation instructions	XAO XAI XAZ XA3	working register At	1110	0 0 0 0 0 1 0 0 1 0 0 0	1 1 1	1 1 1	(AC) = (AO) (AC) = (A1) (AC) = (A2) (AC) = (A3)	working register At are exchanged. At is assigned one of A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub> according to t <sub>1</sub> t <sub>0</sub> .		
ng register ctions	XHa XHO XH1	Exchange DPH with working register Ha	1 1 1 1	a 1 0 0 0 1 1 0 0	1	1	(DPH) ≒(HO) (DPH) ≒(H1)	The DP <sub>H</sub> contents and the contents of working register Ha are exchanged. Ha is assigned either of H0 or H1 according to a.		
Worki	XLa XLO XL1	Exchange DPL with working register La	1 1 1 1	a 0 0 0 0 0 1 0 0	1	1	(DPL)≒(LO) (DPL)≒(L1)	The DP <sub>L</sub> contents and the contents of working register La are exchanged. Le is assigned either of L0 or L1 according to 8.		
¥	SFB 11ag	Sel flag bit	0101	B3 B2 B1 B0	1	1	Fn ← 1	The flag specified with B3B2B1B0 is set.		
Flag manipulation instructions	RFB flag	Reset flag bit	0001	B3 B2 B1 B0	1	1	FnO	The flag specified with ${\sf B_3B_2B_1B_0}$ is reset.	ZF	The flags are divided into 4 groups of F <sub>0</sub> to F <sub>3</sub> , F <sub>4</sub> to F <sub>1</sub> , F <sub>1</sub> to F <sub>1</sub> , F <sub>1</sub> to F <sub>1</sub> .  The ZF is set/reset according to the 4 bits including a single bit specified with the immediate data B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> .
	JMP addr	Jump in the current bank	0 1 1 0 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 PioPa Pa PaPaPi Po	2	2	PC ← PCI1(又はPCI1) P10P9P8P7P6P5 P4P3P2P1P0	A jump to the address specified with the PC <sub>11</sub> (or PC <sub>11</sub> ) and immediate data P <sub>10</sub> PgPgP <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> occurs.		1f the BANK and JMP instructions are executed consecutively, PC <sub>11</sub> —— PC <sub>11</sub> .
tions.	JPEA	Jump in the current page modified by E and AC	1 1 1 1	1010	1	1	PC1 ~ 0 ←(E.AC)	A jump to the address specified with the contents of the PC whose low-order 8 bits are replaced by the E and AC contents occurs.		
ne instruc	CZP addr	Call subroutine in the zero page	1 0 1 1	P3 P2 P1 P0	1	1	STACK ← (PC)+1 PC11~6,PC1~0 ←0 PC5~2←P3P2P1P0	A subroutine in page 0 of bank 0 is called.		
ump/subroutine instructions	CAL addr	Call subroutine in the zero bank	1 O 1 O P7 P6 P5 P4	1 PioPg Pg Pg Pg P1 Po	2	2	STACK ←(PC) +2 PC1f~0 ← OP10P9P6P7 P6P5P4P3P2P1P0	A subroutine in bank 0 is called.		
튁	RT	Return from subroutine	0110	0010	1	1	PC - (STACK)	A return from a subroutine occurs.		
	RTI	Return from interrupt	0010	0010	1	1	PC ←(STACK)	A return from an interrupt service routine	ZF CF	
ĺ	1	routine	ļ			<u> </u>	CF ZF ← CSF. ZSF	occurs.	ļ	Effective only when
	BANK	Change bank	1111	1 1 0 1	1	1	PC 11 ← (PC11)	The bank is changed.		used immediately before the JMP instruction.
<u> </u>	BAt addr	Branch on AC bil	0 1 1 1 P7 P6 P5 P4	0 0 tito P3P2P1P0	2	2	PC7 ~ 0 ← P7 P6P5 P4 P3 P2P1P0 if ACt = 1	If a single bit of the AC specified with the immediate data $t_1t_0$ is 1, a branch to the address specified with the immediat data $P_7P_6P_5P_4P_3P_2P_1P_0$ within the same page occurs.	•	Mnemonic is 8A0 to 8A3 according to the value of t.
	8NAt addr	Branch on no AC bit	0 0 1 1 P7P6P5P4	0 0 t i t o P3 P2 P1 P0	2	2	PC7 ~0 ← P7 P6P5P4 P3P2P1P0 if ACt = 0	data P7P6P5P4P3P2P1P0 within the same page occurs.		Mnemonic is BNAO to BNA3 according to the value of t.
	BMt addi	Branch on M bit		O 1 t 1 t o P3 P2 P1 Po	2	2	PC7~0← P7P6P5P4 P3P2P1P0 If (M(DP.t1t0t)=1	If a single bit of the M(DP) specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>6</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is 8M0 to 8M3 according to the value of t.
instructions	BNMt addr	Branch on no M bit		0 1 t 1 t 0 P3 P2 P1 P0		2	PC7~0 ← P7 P6 P5 P4 P3 P2 P1 P0 If (M(DP.t 1t 01) = 0	If a single bit of the M(DP) specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 0, a branch to the address specified with the immediate date P <sub>2</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is BNM0 to BNM0 according to the value of 1.
Brand	BP1 addr	Branch on Port bil		1 0 t 1 t 0 P3 P2 P1 P0		2	PC7~0 ← P7P6P5P4 P3P2P1P0 (f (P(DPL t1t0))=1	If a single bit of port P(DP <sub>L</sub> ) specified with the immediate date 1, 10 is 1, a branch to the address specified with the immediate data P <sub>2</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is BPO to BP3 according to the value of t.
	BNPt adde	Branch on no Port bit		1 Otato P3 P2 P1 P0		2	PC7~0 P7 P6 P5 P4 P3 P2 P1 P0 II [P(DPL.1   11 0  ] =0	If a single bit of port P(DP <sub>L</sub> 1 specified with the immediate data t <sub>1</sub> t <sub>0</sub> is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is 8NP0 to 8NP3 according to the value of t.
	BTM addi	Branch on timer		1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7~0←P7P6P5P4 P3P2P1P0 if TMF≃1 then TMF ←0	If the TMF is 1, a brench to the address specified with the immediate data $P_7P_6P_5P_4P_3P_7P_9$ owithin the same page occurs. The TMF is reset.		

ctkon	Mnemonic		Instruct	ion code	r	les	Function	Description*	Status flag	Remarks
Instruction group			D7 D6 D5 D4	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	8	Cycl	Function	Description	affected	Remarks
	BNTM addr	Branch on no timer	0 0 1 1 P7P6P5P4	1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7~0 ← P7 P6 P5 P4 P3 P2 P1 P0 if TMF = 0 then TMF ← 0	if the TMF is 0, a branch to the address specified with the immediate data P <sub>2</sub> P <sub>6</sub> P <sub>6</sub> P <sub>6</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>D</sub> within the same page occurs. The TMF is reset.	TMF	
	Bi addr	Branch on interrupt	O 1 1 1 P7P6P5P4	1 1 0 1 P3 P2 P1 P0	2	2	PC7~0 ← P7P6P6P4 P3P2P1P0 if EXTF = 1 then EXTF ← 0	If the EXTF is 1, a branch to the address specified with the immediate data P <sub>2</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs. The EXTF is reset.	EXTF	
	BNI addr	Branch on no interrupt		1 1 0 1 P3 P2 P1 P0	2	2	PC 7~0 ← P7 P6 P5 P4 P3 P2 P1 P0 II EXTF = 0 then EXTF ← 0	If the EXTF is 0, a branch to the address specified with the immediate data $P_7P_6P_5P_4P_3P_7P_0$ within the same page occurs. The EXTF is reset.	EXTF	
tructions	BC addr	Branch on CF	0 1 1 1 P7P6P5P4	1 1 1 1 P3 P2 P1 P0	2	2	PC7~0 + P7P6P5P4 P3P2P1P0 if CF = 1	If the CF is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		
Branch instructions	BNC addr	Branch on no CF	0 0 1 1 P1P6P5P4	1 1 1 1 P3 P2 P1 P0	2	2	PC 7 ~0 ← P7 P6 P5 P4 P3 P7 P1 P0 if CF =0	If the CF is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>6</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		
	BZ addr	Branch on ZF	0 1 1 1 P2P6P5P4	1 1 1 0 P3 P2 P1 P0	2	2	PC7 ~0 ~ P7 P6 P5 P4 P3 P2 P1 P0 II ZF = 1	If the ZF is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		
	BNZ addr	Branch on no ZF	O O 1 1 P7P6P5P4	1 1 1 0 P3 P2 P1 P0	2	2	PC7~0  P7 P6 P5 P4 P3 P2 P1 P0 if ZF = 0	If the ZF is 0, a branch to the address specified with the immediate date P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		
	BFn addi	Branch on Hag bit	1 1 0 1 P2P6P5P4	n3 n2 n1 n0 P3 P2 P1 P0	2	2	PC 7 ~ 0 ← P7 P6 P5 P4 P3 P2 P1 P0 H Fn = 1	If the flag bit of the 16 flags specified with the immediate data ngn_2n1n0 is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is BFO to BF15 according to the value of n.
	BNFn addr	Branch on no flag bit	1 O O 1 P7P6P5P4	ng ng ng ng ng P3 P2 P1 P0	2	2	PC7 2 ← P7 P6 P5 P4 P3 P2 P1 P0 if Fn = 0	If the flag bit of the 16 flags specified with the immediate data $n_2 n_2 n_1 n_1$ is 0. a branch to the address specified with the immediate data $P_7 P_6 P_5 P_4 P_3 P_2 n_1 P_0$ within the same page occurs.		Mnemonic is BNF0 to BNF15 according to the value of n.
2	IP	Input port to AC	0000	1 1 0 0	1	1	AC ← (P(DP++)	Port P(DPL) contents are loaded in the AC	ZF	
<u>ខ</u>	OP	Output AC to port	0 1 1 0	0001	1	1	P(DP <sub>L</sub> ) ←(AC)	The AC contents are outputted to port P(D	P <sub>L</sub> ).	
Input/Output instructions	SPB bit	Set port bit	0000	O 1 Bi Bo	1	2	P(DP <sub>L</sub> B <sub>1</sub> B <sub>0</sub> ) ←1	A single bit in port P(DP <sub>L</sub> ) specified with the immediate data B <sub>1</sub> B <sub>0</sub> is set.		When this ingruction is executed, the E contents are destroyed.
Input/Ou	APB bit	Reset port bit	0010	O 1 B1B0	1	2	P( DP :. B1 B0) +0	A single bit in port P(DP <sub>L</sub> ) specified with the immediate data 8 <sub>1</sub> B <sub>0</sub> is reset.	ZF	When this instruction is executed, the E contents are destroye
	SCTL bit	Set control register bit(S)	0 0 1 0 1 0 0	1 1 0 0 B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	2	CTL ←(CTL) V B3 B2 B1 B0	The bits of the control register specified with the immediate data B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> are set.		
instructions	ACTL bit	Reset control register bit(S)	0 0 1 0 1 0 0 1	1 1 0 0 B3 B2 B1 B0	2	2	CTL ←(CTL) A B3 B2 B1 B0	The bits of the control register specified with the immediate data B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> are reset.	ZF	
her instr	WITM	Write timer	1 1 1 1	1 0 0 1	1	۱	TM+(E).(AC) TMF +0	The E and AC contents are loaded in the timer. The TMF is reset.	TMF	
Q. Pare	HALT	Hal t	1 1 1 1	0 1 1 0	1	1	Hali	All operations stop.		Only when all pins o port PA are set at L. stop.
	NOP	No operation	0000	0000	1	1	No operation	No operation is performed, but 1 machine cycle is consumed.		

- \*1 If the CLA instruction is used consecutively in such a manner as CLA, CLA, ————, the first CLA instruction only is effective and the following CLA instructions are changed to the NOP instructions. This is also true of the LI instruction.
- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production, SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.