**CMOS LSI** 

SANYO

No.2577B

LC6538D

SINGLE-CHIP 4-BIT MICROCOMPUTER FOR LARGE-SCALE CONTROL-ORIENTED APPLICATIONS

(with FLT Controller/Drivers, Comparator, PWM Output, 8K Byte-ROM)

The LC6538D is a single-chip 4-bit microcomputer placed in a 64-pin package. It contains a high-speed CPU (minimum cycle time: 0.92 $\mu$ s) which is the heart of the LC6538D, an 8K-byte ROM, a 448-word RAM, an automatic FLT display controller/drivers, a dual 8-bit serial I/O port, an 8-bit timer, an interval timer capable of delivering 14-bit PWM output signal or 8-bit + 6-bit PWM output signal, a 14-bit time-keeping time base timer which can be also used as an event counter or watchdog timer, a 4-channel comparator input port, a horizontal sync detection counter, and provides 8 interrupt sources with 4 vector addresses. The LC6358D has 2 crystal oscillators (4.19MHz and 32.768kHz) which make it possible to select either clock signal for system clock or time-keeping as required and also make it possible to use either clock signal to continue time-keeping in the standby mode. The LC6538D is especially suited for use in VCR, CD, ECR applications. In particular, the LC6538D is so designed as to facilitate processing of the time-keeping/timer function, voltage/frequency synthesizer tuner control, remote control signal reception, tape counter, etc. on a single chip. Since the FLT display controller has the static output mode and structure capable of being also used as a general-purpose output port, the LC6538D is also especially suited for use in VCR, CD system/servo controller applications.

#### **Features**

- 78 instructions
- On-chip 8192-byte ROM, 448x4-bit RAM (64x4 bits of the 448x4-bit RAM are used both for data memory and display, KEY Return Data memory.)
- Minimum instruction cycle time:  $0.92\mu s$  (4.33MHz,  $V_{DD} \ge 4.5V$ )  $61\mu s$  (32.768kHz,  $V_{DD} \ge 2.7V$ )
  - Power-down function available when a system clock signal is selected (program-selectable)
  - When 4.19MHz clock signal is selected: 0.95μs, 1.9μs, 30.6μs
  - When 32.768kHz clock signal is selected: 61 us
- Working register/flag function
  - (16 flags + 8 working registers) x 4 banks
- · Stack level: 16 levels
- I/O port: 55 pins in all
  - Input-only port
     4 pins (common with comparator input)
  - Input/output common port 27 pins (high-current port for LED drive: 8 pins)
  - Output-only port
     24 pins (FLT direct drive capability, high-current output for digits: 16 pins)
- On-chip FLT display controller
  - Number of segments: 8 to 12 Program-selectable
  - Number of digits: 16 to 8 Program-selectable
- On-chip automatic KEY Return Data input function
  - 4x15-bit
- Timer: 3 channels

Digit interrupt


- 6-bit prescaler + 8-bit programmable timer
- Interval timer: Common with PWM DAC, capable of frequency division for melody generation
- Time-keeping time base timer: On-chip 14-stage frequency divider
- PWM DAC output: Common with Timer 1 (Interval Timer)
  - 6-bit PWM DAC + 8-bit PWM DAC or 14-bit PWM DAC
- Serial input/output interface (LSB first)
  - 8-bit input/output x 2 channels or 16-bit input/output x 1 channel
- Interrupt function: 8 sources, 4 vector addresses
  - External interrupt
    Timer interrupt
    Serial I/O interrupt
    2 lines
    2 lines
    2 lines
- On-chip comparator for AFC signal detection (4 channels)

1 line

SANYO Electric Co., Ltd. Semiconductor Business Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

- · On-chip watchdog timer: Common with time-keeping time base timer (Option)
- · On-chip 9-bit counter for horizontal sync detection
- On-chip OSC stabilizing time wait function in the reset mode
- · OSC curcuit: 2 channels
  - Main clock: 4.19MHz crystal OSC or 4.0MHz ceramic resonator OSC
  - Subclock: 32.768kHz crystal OSC
- Standby function: 2 modes of HALT and HOLD
- Supply voltage: 2.7 to 6.0V
- Package: DIP-64S
- Evaluation LSI: LC6593 (evaluation chip) + EVA800-TB6593 (evaluation chip board)
   LC65PG38D (piggyback)

#### System Block Diagram



### **Development Support Tools**

The follwoing tools are provided to support the program development for the LC6538D microcomputer.

(1) User's Manual

"LC6538D User's Manual" (Issued in February, 1988)

(2) Developement Tool Manual

This contains the basic information on the EVA-800. For more detailed information on the LC6538D, refer to the description of Developement Support Tools in "LC6538D User's Manual".

(3) Development Tools

① For program development (Note 1)

i. MS-DOS-based host system and cross-assembler:

ii. Cross assembler ..... MS-DOS base cross assembler: (LC65S.EXE)


② For program evaluation

i. Evaluation chip : LC6593ii. Piggyback microcomputer: LC65PG38D

iii. Emulator The EVA-800 controller board and evaluation chip board, or the EVA-850

emulator and evaluation chip board


### Appearance of Development Support System




(Note 1) MS-DOS: Trademark of MicroSoft Corporation

(Note 2) The EVA-800, EVA-850 is a general term for emulator. A suffix (A, B, ---) is added at the end of EVA-800e EVA-850 as the EVA-800, EVA-850 is improved to be a newer version. Do not use the EVA-800, EVA-850 with no suffix added.

#### Pin Assignment





### Pin Description

PU: Output with pull-up MOS OD: Open drain output

Pin Name	Pins	1/0	Functions	Output Driver	Option	During Reset
V <sub>DD</sub>	1		Power supply pin	<b>–</b> .	-	
V <sub>SS</sub>	1					
TEST	1	1	LSI test pin. Must be connected to VSS.	_	_	_
RES	1	1	System reset input Initial reset at RES=L	_	_	_
OSC1	1	l l	Pin used for main system clock OSC		<del></del>	
OSC2	1	0	For the external clock mode, the OSC2 is made open and the external clock is applied to the OSC1.  With feedback resistance			
X1	1	ı	Pin used for sub-clock OSC		<u> </u>	_
X2	1	0	For the external clock mode, the X2 is made open and the external clock is applied to the X1.  With feedback resistance, damping resistance			
TO to T11	12	0	Output for FLT digit only Outputs a fixed address in the display RAM at the static mode.	Pch high breakdown voltage High-current type	Presence or absence of pull- down resistance (in bit units)	<b>L</b> .
T12/S11 to T15/S8	4	0	Output for FLT digit/segment Outputs a fixed address in the display RAM at the static mode.	Pch high breakdown voltage High-current type	Presence or absence of pull- down resistance (in bit units)	L
S0 to S7	8	0	Output for FLT segment only Outputs a fixed address in the display RAM at the static mode.	Pch high breakdown voltage Medium- current type	Presence or absence of pull- down resistance (in bit units)	L
Vρ	1		Power supply pin for FLT output pull-down resistance	_	_	
PA <sub>O</sub> to PA <sub>3</sub>	4	1/0	4-bit and single-bit input/output The input is of low threshold type for key scan and has the function to automatically fetch the key scan data into the RAM.	+15V breakdown voltage Medium- current type	PU or OD to be specified in bit units	н
PB <sub>O</sub> to PB <sub>3</sub>	4	1	With 4-channel independint comparator Internal/external reference voltage selectable 4-bit/single-bit input The input function stops at the low-speed mode (1/32 mode, sub-clock mode).	_	<u> </u>	Input function stop
PCO to PC3	4	1/0	4-bit and single-bit input/output	+15V breakdown voltage High-current type	PU or OD to be specified in bit units Output at the reset mode	H/L (option)
PD <sub>O</sub> to PD <sub>3</sub>	4	1/0	4-bit and single-bit input/output	+15V breakdown voltage High-current type	PU or OD to be specified in bit units Output at the reset mode	H/L (option)

### LC6538D

## Continued from proceding page.

Pin Name	Pins	1/0	Functions	Output Driver	Option	During Reset
PE <sub>O</sub> to PE <sub>2</sub>	3	1/0	3-bit and single-bit input/output PEO/VREFO Common with external reference voltage input of PB1.3 PE1/VREF1 Common with external reference voltage input of PB0 PE2/START Common with HALT mode control START	breakdown	PU or OD to be specified in bit units	Н
PF <sub>0</sub> to PF <sub>3</sub>	4	1/0	4-bit and single-bit input/output PF0/SI0 Common with serial input SI0 PF1/SO0 Common with serial output SO0 PF2/SCKO Common with serial clock input/output SCKO PF3/INTO Common with INTO interrupt input	+15V breakdown voltage Medium- current type	PU or OD to be specified in bit units	Н
PG <sub>O</sub> to PG <sub>3</sub>	4	1/0	4-bit and single-bit input/output PG0/SI1 Common with serial input SI1 PG1/SO1 Common with serial output SO1 PG2/SCK1 Common with serial clock input/output SCK1 PG3/INT1 Common with INT1 interrupt input	+15V breakdown voltage Medium- current type	PU or OD to be specified in bit units	Н
PH <sub>O</sub> to PH <sub>3</sub>	4	1/0	4-bit and single-bit input/output PH0/DACO Common with 6-bit PWM D/A output PH1/DAC1 Common with 8/14-bit PWM D/A output PH2/SQR Common with burst pulse output PH3/HCNT Common with horizontal sync detection input	+15V breakdown voltage Medium- current type	PU or OD to be specified in bit units	н

#### **User Options**

Option of ports C, D Output Level at the Reset Mode.
 For input/output common ports C, D, either of the following two output levels may be selected in a group of 4 bits during reset by option.

Option Name	Conditions, etc.
Output at the reset mode:     "H" level	All of 4 bits of ports C, D
Output at the reset mode:     "L" level	All of 4 bits of ports C, D

2) Option of Port Output Configuration

For each input/output common port, either of the following two output configurations may be selected by option (in bit units).

Option Name	Circuit	Conditions, etc.
1. Open drain output		Ports A, C, D, E, F, G, H
	<u></u>	T0~T11, T12/S11~T15/S8, S0~S7
2. Output with pull-up resistance		Ports A, C, D, E, F, G, H
3. Output with pull-down resistance	RD Vp	T0~T11, T12/S11~T15/S8, S0~S7

### 3) Watchdog Reset Option

The presence or absence of the time base timer-used watchdog reset function may be selected by option.

Option Name	Conditions, etc.
With watchdog reset function	Programming must be made so that the time base interrupt request flag is reset within a certain period of time not to cause the watchdog reset to be performed as long as no runaway occurs.
Without watchdog reset function	

### LC6538D Electrical Characteristics

1. Absolute Maximum Ratings at Ta=25°C, VSS=0V

Parameter	Symbol	Applicable Pins, Remarks	Conditions	Limits	Unit
Maximum Supply	V <sub>DD</sub> max	V <sub>DD</sub>		−0.3 to +7.0	V
Voltage		V0.0000		A)1	
Output Voltage	V <sub>O</sub> (1)	X2,OSC2		Allowable up to voltage generated	V
	V <sub>O</sub> (2)	To to T11,		Voltage generated VDD-45 to	V
	V ((2)	T12/S11 to		V <sub>DD</sub> +0.3	
	1	T15/S8, S0 to S7		100 10.0	
Input Voltage	V <sub>I</sub> (1)	X1, OSC1		Allowable up to	V
,	1			voltage generated	
	V <sub>I</sub> (2)	TEST, RES, PBO		-0.3 to V <sub>DD</sub> +0.3	V
	_	to 3, OSC1, X1 at			
		external clock			
		mode			
	V <sub>I</sub> (3)	Vp		V <sub>DD</sub> -45 to	V
				V <sub>DD</sub> +0.3	L.,
Input/Output Voltage	V <sub>IO</sub> (1)	Ports	At open drain	−0.3 to +15	V
	\( \( \) \( \)	A,C,D,E2,F,G,H	output option	0.2 += \/- = 1.0.2	
	V <sub>IO</sub> (2)	Ports E0,E1	At pull-up MOS-	-0.3 to V <sub>DD</sub> +0.3 -0.3 to V <sub>DD</sub> +0.3	V
		A,C,D,E2,F,G,H	provided output	0.5 to vDD±0.3	, v
		7,0,0,1,24,1,0,11	option		
Peak Output Current	I <sub>OP</sub> (1)	Ports A,E,F,G,H	орион	-2 to 10	mA
a mapper warrant	I <sub>OP</sub> (2)	Ports C,D	,	-2 to 30	mA
	IOP(3)	T0 to T11,		-30 to 0	mA
		T12/S11 to			
		T15/S8			
	IOP(4)	S0 to S7		-10 to 0	mΑ
Average Output Current	IOA(1)	Ports A,E,F,G,H	Per pin	−2 to 10	mA
			Average over the		
			period of 100 msec.		· · · ·
	I <sub>OA</sub> (2)	Ports C,D	Per pin	−2 to 30	mA
			Average over the period of 100 msec.		
	10.4(2)	T0 to T11,	Per pin	-30 to 0	mA
	IOA(3)	T12/\$11 to	Average over the	-30 10 0	m#
		T15/S8	period of 100 msec.		
	I <sub>OA</sub> (4)	S0 to S7	Per pin	-10 to 0	m.A
	1000		Average over the		
			period of 100 msec.		
	ΣI <sub>OA</sub> (1)	Ports A,E	Total current of all	-14 to 20	mΑ
			applicable pins		
			Average over the		
			period of		
	51 10)	- B . F C !!	100msec.	24.00	
	ΣΙΟΑ(2)	Ports F,G,H	Total current of all	-24 to 60	m/
			applicable pins Average over the		
		· [	period of		
			100msec.		
	ΣΙ <sub>ΟΑ</sub> (3)	Ports C,D	Total current of all	-16 to 80	m/
		10100 072	applicable pins		
			Average over the		
			period of		
•			100msec.		
	ΣΙΟΑ(4)	T0 to T11,	Total current of all	-100 to 0	mΑ
		T12/S11 to	applicable pins		
		T15/S8, S0 to S7	Average over the		
			period of		
Allowable Barries	Del ev:	DIDEAC	100msec.		
Allowable Power	Pd max	DIP64S	T <sub>a</sub> =-30 to +70° C	600	mV
Dissipation	Tarra		+70 C	20/ 170	0.0
Operating Temperature	Topr			-30 to +70 -55 to +125	°C
Storage Temperature	Tstg			-95 10 1125	٠.ر

2. Allowable Operating Conditions at Ta=-30 to +70°C, VSS=0V

Parameter	Symbol	Applicable Pins, Remarks	Conditions	V <sub>DD</sub> [V]	min	Limits typ	max	Unit
Operating Supply Voltage	V <sub>DD</sub> (1)	V <sub>DD</sub>	0.92 <i>μ</i> s≦Tcyc <1.9 <i>μ</i> s	_	4.5		6.0	V
(Including supply voltage at standby mode)	V <sub>DD</sub> (2)	V <sub>DD</sub>	1.9 <i>μ</i> s≦Tcyc ≦6 <i>μ</i> s	_	4.0		6.0	٧
	V <sub>DD</sub> (3)	$V_{DD}$	6 <i>μ</i> s <tcyc ≦67<i="">μs</tcyc>	_	3.0		6.0	V
	V <sub>DD</sub> (4)	V <sub>DD</sub>	4.19MHz OSC stop, 32kHz OSC operating	_	2.7		6.0	V
Memory Retention Supply Voltage	V <sub>ST</sub>	V <sub>DD</sub>	At operation completely stopped mode (HOLD mode)	_	1.8		6.0	V
"H"-Level Input	V <sub>IH</sub> (1)	Port A of OD type	Output Nch Tr OFF		1.90		13.5	V
Voltage	V <sub>IH</sub> (2)	Port A of PU type	Output Nch Tr OFF	3.0 to 6.0	1.90		VDD	v
	V <sub>IH</sub> (3)	Ports C, D of OD	Output Nch Tr OFF	4.5 to 6.0	0.70V <sub>DD</sub>		13.5	
	7111(-7	type		3.0 to 6.0	0.75V <sub>DD</sub>		13.5	
	V <sub>IH</sub> (4)	Ports C, D of PU	Output Nch Tr OFF	4.5 to 6.0	0.70V <sub>DD</sub>		V <sub>DD</sub>	V
	VIH(-+)	type	Output Non II OI I	3.0 to 6.0	0.75V <sub>DD</sub>		VDD QQV	Ÿ
	V <sub>IH</sub> (5)	Ports E2, F to H of	Output Nch Tr OFF	4.5 to 6.0	0.75V <sub>DD</sub>		13.5	V
	*1U(0)	OD type	Output Non II O	3.0 to 6.0	0.80V <sub>DD</sub>	· · · · · · · ·	13.5	
	V <sub>IH</sub> (6)	Ports E2, F to H of	Output Nch Tr OFF	4.5 to 6.0	0.75V <sub>DD</sub>		V <sub>DD</sub>	V
	AIH(O)	PU type	Output Non II OII	3.0 to 6.0			V <sub>DD</sub>	ľů
	V <sub>IH</sub> (7)	Ports EO, E1	Output Nch Tr OFF	4.5 to 6.0	0.75V <sub>DD</sub>		V <sub>DD</sub>	ľ
	*10(*)	. 0.10 20, 21	output Hom H of F	3.0 to 6.0	0.80V <sub>DD</sub>		V <sub>DD</sub>	Ÿ
į	V <sub>IH</sub> (8)	Port B	At internal reference voltage mode	4.0 to 6.0	0.65V <sub>DD</sub>		VDD	V
	V <sub>IH</sub> (9)	OSC1, X1	Fig. 5, Fig. 6	4.5 to 6.0			$V_{DD}$	V
	V <sub>IH</sub> (10)	RES	Fig. 7	3.0 to 6.0 4.5 to 6.0	0.80V <sub>DD</sub>		V <sub>DD</sub> V <sub>DD</sub>	V
	·		_	1.8 to 6.0	0.80V <sub>DD</sub>		V <sub>DD</sub>	V
"L"-Level Input	V <sub>IL</sub> (1)	Port A	Output Nch Tr OFF		VSS		0.5	V
Voltage	14 (0)		0	3.0 to 6.0	Vss		0.35	
	V <sub>IL</sub> (2)	Ports C, D	Output Nch Tr OFF		Vss		0.30V <sub>DD</sub>	V
	14(2)	Do-to E E C U	Outsid Nah Ta OFF	3.0 to 6.0	VSS		0.25V <sub>DD</sub>	V
	V <sub>IL</sub> (3)	Ports E, F, G, H	Output Nch Tr OFF	3.0 to 6.0	V <sub>SS</sub> V <sub>SS</sub>		0.25V <sub>DD</sub> 0.20V <sub>DD</sub>	V
	V <sub>IL</sub> (4)	Port B	At internal	4.0 to 6.0	VSS		0.35V <sub>DD</sub>	Ť
	יונייי	10112	reference voltage mode	1.0 10 0.0			0.00100	
	V <sub>IL</sub> (5)	RES	Fig. 7	4.5 to 6.0	V <sub>SS</sub>		0.25V <sub>DD</sub>	V
				1.8 to 6.0	Vss		0.20V <sub>DD</sub>	V
	V <sub>IL</sub> (6)	OSC1, X1	Fig. 5, Fig. 6	4.5 to 6.0	VSS		0.30V <sub>DD</sub>	V
				3.0 to 6.0	VSS		0.20V <sub>DD</sub>	V
	V <sub>IL</sub> (7)	TEST		4.5 to 6.0			0.30V <sub>DD</sub>	
Common Marie			04	3.0 to 6.0	V <sub>SS</sub>		0.25V <sub>DD</sub>	
Common-Mode Input Voltage Range	Vсмм	Port B	Offset voltage ≦VOFS	4.5 to 6.0	V <sub>SS</sub> +1.0		V <sub>DD</sub> -1.5	
Instruction Cycle Time	TCYC	0001	(Note 1)	(Note 1)	0.92		67	
Main Clock OSC Frequency Range	fosc	OSC1, OSC2	Crystal, ceramic resonator OSC (Note 1) Fig. 1	3.0 to 6.0	3.5	4.19	4.2	MHz
Main Clock Input Frequency Range	fEOSC	OSC1	External clock (Note 1) Fig. 5	3.0 to 6.0	2.0		4.33	MH
Main Clock Input "H"-Level Pulse Width	twosch	OSC1	External clock Fig. 5	3.0 to 6.0	100			ns
Main Clock Input "L"-Level Pulse Width	twoscl	OSC1	External clock Fig. 5	3.0 to 6.0	100			ns
Main Clock Rise Time	tOSCR	OSC1	External clock Fig. 5	3.0 to 6.0			30	ns

### Continued from proceding page.

Parameter	Symbol	Applicable	Conditions			Limits		
raiameter	Syllibol	Pins, Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	Unit
Main Clock Fall Time	tOSCF	OSC1	External clock Fig. 5	3.0 to 6.0			30	ns
Main Clock OSC Constant	CO1, CO2		Fig. 1	3.0 to 6.0	Refe	r to Table 1		-
Sub-clock OSC Frequency Range	fx	X1, X2	Crystal OSC Fig. 2	2.7 to 6.0	30	32.768	35	kHz
Sub-clock Input Frequency Range	fEX	X1	External clock Fig. 6	2.7 to 6.0	30		35	kHz
Sub-clock Input "H"-Level Pulse Width	tWXH	X1	External clock Fig. 6	2.7 to 6.0	6		34	μs
Sub-clock Input "L"-Level Pulse Width	tWXL	X1	External clock Fig. 6	2.7 to 6.0	6		34	μs
Sub-clock Input Rise Time	<sup>t</sup> XR	X1	External clock Fig. 6	2.7 to 6.0			0.2	μs
Sub-clock Input Fall Time	<sup>t</sup> XF	X1	External clock Fig. 6	2.7 to 6.0			0.2	μs
Sub-clock OSC Constant	CX1, CX2		Fig. 2	2.7 to 6.0	Refe	r to Table 2	2.	_

(Note 1) Since the frequency also depends on the supply voltage and operating cycle time, both must be referred to.

# 3. Electrical Characteristics at $T_a = -30$ to $+70^{\circ}$ C, $V_{SS} = 0$ V

Parameter	Symbol	Applicable	Conditions	r		Limits		T
	•	Pins, Remarks		V <sub>DD</sub> [V]	min	týp	max	Uni
"H"-Level Input Current	I <sub>IH</sub> (1)	Ports A, C, D, E2, F to H of OD	Output Nch Tr OFF (Including Nch Tr	2.7 to 6.0			5.0	μΑ
		type	OFF leakage current) V <sub>IN</sub> =+13.5V					
	l <sub>iH</sub> (2)	Ports EO, E1	Output Nch Tr OFF (Including Nch Tr	2.7 to 6.0			1.0	μΔ
	li li		OFF leakage current) ViN=VDD					
	I <sub>IH</sub> (3)	Port B, RES OSC1, X1	V <sub>IN</sub> =V <sub>DD</sub>	2.7 to 6.0			10	
"L"-Level Input	I <sub>IL</sub> (1)	Ports A, C to H of	V <sub>IN</sub> =V <sub>DD</sub> Output Nch Tr OFF		-1.0		10	μA μA
Current	_	OD type	V <sub>IN</sub> =V <sub>SS</sub>	0.700	1			<u> </u>
	I <sub>IL</sub> (2)	Port B Ports A, C to H of	V <sub>IN</sub> =V <sub>SS</sub> Output Nch Tr OFF	2.7 to 6.0	-1.0 -1.3	-0.35		μA
		PU type	V <sub>IN</sub> =V <sub>SS</sub>			-0.39		mA
	Iլը(3)	OSC1, X1	V <sub>IN</sub> =V <sub>SS</sub>	2.7 to 6.0	-10			μΑ
"H"-Level Output	I <sub>IL</sub> (4) VOH(1)	RES Ports A, C to H of	V <sub>IN</sub> =V <sub>SS</sub> I <sub>OH</sub> =50μA	2.7 to 6.0 4.0 to 6.0	-60 V <sub>DD</sub> -1.2	-25		μA
Voltage		PU type						
	V <sub>OH</sub> (2)	Ports A, C to H of PU type	I <sub>OH</sub> =-10μA	3.0 to 6.0	V <sub>DD</sub> -0.5			V
	V <sub>OH</sub> (3)	T0 to T11, T12/S11 to T15/S8	I <sub>OH</sub> =-20mA	4.0 to 6.0	V <sub>DD</sub> -1.8			V
	V <sub>OH</sub> (4)	T0 to T11, T12/S11 to T15/S8	IOH=-1mA IOH in other ports is less than -1mA.	3.0 to 6.0	V <sub>DD</sub> -1.0			٧
	V <sub>OH</sub> (5)	S0 to \$7	I <sub>OH</sub> =~5mA	4.0 to 6.0	V <sub>DD</sub> -1.8	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		V
	VOH(6)	S0 to S7	IOH=-1 mA IOH in other ports is less than -1 mA.	3.0 to 6.0	V <sub>DD</sub> -1.0			٧
"L"-Level Output Voltage	V <sub>OL</sub> (1)	Ports C, D	I <sub>OL</sub> =20mA	4.0 to 6.0			1.5	V
	V <sub>OL</sub> (2)	Ports C, D	IOL=2mA IOL in other ports is less than 1mA.				0.5	٧
	VOL(3)	Ports A, E to H	IOL=5mA	4.0 to 6.0			1.5	
	V <sub>OL</sub> (4)	Ports A, E to H	IOL=1 mA IOL in other ports is less than 1 mA.	3.0 to 6.0			0.5	V
"L"-Level Output Current (Current flowing in pull-down resistor)	IOL	T0 to T11, T12/S11 to T15/S8, S0 to S7 of PD type	Output Pch Tr OFF VOUT=3.0V Vp=-35V	5.0	190	362	760	μΑ
Output OFF-State Leakage Current	IOFF(1)	TO to T11, T12/S11 to T15/S8, S0 to S7 of OD type	Output Pch Tr OFF VOUT=VDD	3.0 to 6.0			30	μΑ
,	I <sub>OFF</sub> (2)	T0 to T11, T12/S11 to T15/S8, S0 to S7 of OD type	Output Pch Tr OFF VOUT=VDD-40V	3.0 to 6.0	-30			μΑ
Resistance of Pull-up MOS Transistor	R <sub>Tru</sub>	Ports A, C to H of PU type		5.0	6	15	24	kΩ
Pull-up Resistance	Ru	RES		5.0	100	220	400	_
Pull-down Resistance	Rd	T0 to T11, T12/S11 to T15/S8, S0 to S7 of PD type		5.0	50	105	200	kΩ
Main Clock OSC Stabilizing Period	tMXS	OSC1, OSC2	4.19MHz crystal OSC	3.0 to 6.0			30	ms
	†MCFS	OSC1, OSC2	4.0MHz ceramic resonator OSC	3.0 to 6.0			10	ms

### Continued from proceding page.

Parameter	Symbol	Applicable Pins, Remarks	Conditions	V <sub>DD</sub> [V]	min	Limits		11
Sub-clock OSC	, -	X1, X2	32.768kHz crystal	2.7 to 6.0	min	typ	max 10	Uni
Stabilizing Period	tsxs	Λ1, Λ2	OSC Crystal	2.7 10 6.0			10	s
Serial Clock	4	COKO DOKA	F:- 0	4500	4.0			
Input Clock Cycle Output Clock Cycle	tCKCY(1)	SCKO, SCK1	Fig. 8	4.5 to 6.0 4.5 to 6.0	1.6 1.84			μs
Input Clock "L"-Level	tCKCY(2) tCKL(1)	SCKO, SCK1	Fig. 8	4.5 to 6.0	0.7			μs
Pulse width (Note 2)								μs
Output Clock "L"-Level Pulse Width	tCKL(2)	SCKO, SCK1	Fig. 8	4.5 to 6.0	0.92			μs
Input Clock "H"-Level Pulse Width (Note 2)	tCKH(1)	SCKO, SCK1	Fig. 8	4.5 to 6.0	0.7			μs
Output Clock "H"-Level Pulse Width	tCKH(2)	SCKO, SCK1	Fig. 8	4.5 to 6.0	0.92			μs
Input Clock Rise Time	tCKR(1)	SCKO, SCK1	Fig. 8	4.5 to 6.0			3.0	μs
Output Clock Rise Time	tCKR(2)	SCKO, SCK1	Fig. 8	4.5 to 6.0			0.1	μs
Input Clock Fall Time	tCKF(1)	SCKO, SCK1	Fig. 8	4.5 to 6.0	•		3.0	μs
Output Clock Fall Time		SCKO, SCK1	Fig. 8	4.5 to 6.0			0.1	μs
Serial Input  Data Setup Time	tICK	SIO, SI1	Specified for ∫ of SCK0, SCK1	4.5 to 6.0	0.2			μs
Data Hold Time	tCKI	SIO, SI1		4.5 to 6.0	0.2			μs
Serial Output Output Delay Time	tско	S00, S01	Specified from of SCKO, SCK1 External 1kΩ External 50pF Fig. 8	4.5 to 6.0			0.5	
Hysteresis Voltage	Vence	Ports E to H, RES	1 119. 0	3.0 to 6.0		0.1V <sub>DD</sub>		V
Comparator Response	V <sub>HYS</sub> T <sub>RS</sub>	Port B	At 100mV	4.5 to 6.0		0.1700	50	
Speed	.ua	, 0.1 5	overdrive mode		•			"
Comparator Input Offset Voltage	Vors	Port B	V <sub>IN</sub> =1.0V to V <sub>DD</sub> -1.5V V <sub>REF</sub> =1.0V to V <sub>DD</sub> -1.5V	4.5 to 6.0		±20	±100	mν
Operating Current Dissipation (Note 3)	IDDOP(1)	V <sub>DD</sub>	4.19MHz x 1/1 high-speed operation mode (T <sub>CYC</sub> =0.95 µs) 32.768kHz sub- clock oscillating	4.5 to 6.0		4.5	10	mA
	I <sub>DDOP</sub> (2)	V <sub>DD</sub>	4.19MHz x 1/2 high-speed operation mode (T <sub>C</sub> YC=1.9\mus) 32.768kHz sub- clock oscillating	4.0 to 6.0		2.7	6	mA
	IDDOP(3)	V <sub>DD</sub>	4.19MHz x 1/32	3.0		0.35	0.7	
			low speed operation mode (TCYC=30.5µs) 32.768kHz subclock oscillating	6.0		1.5	3	mΑ
	IDDOP(4)	V <sub>DD</sub>	32.768kHz low-	2.7		0.035	0.12	mA
			speed operation mode (T <sub>CYC</sub> =61 µs)	6.0		0.4	1.2	
			4.19MHz main clock stop					

(Note 2) When using the internal clock, T<sub>excus</sub> and T<sub>excus</sub> (pins SCKO and SCK1) have a minimum pulsewidth of 0.92  $\mu$ s. This value is, however, dependent on the pull-up resistor and may, in some cases, be less than the above rating. The value of the pull-up resistance should be selected to ensure a minimum pulsewidth for T<sub>excus</sub> and T<sub>excus</sub> that is greater than the rated 0.7  $\mu$ s.

### LC6538D

### Continued from preceding page.

	Symbol	Applicable Pins, Remarks	Conditions			Limits			
Parameter Standby Current Dissipation (Note 3)				V <sub>DD</sub> [V]	min	typ	max	Unit	
Standby Current	IDDST(1)	V <sub>DD</sub>	4.19MHz main	2.7		4	18	μΑ	
Dissipation (Note 3)			clock stop 32.768kHz sub- clock oscillating (HALT mode)	6.0		120	300	μΑ	
	IDDST(2)	$V_{DD}$	Complete standby	1.8	·	0.02	4	μA	
			(HOLD mode)	6.0		0.05	10		

(Note 3) The current flowing in the I/O port transistors and pull-up/pull-down resistors is excluded.




Fig. 1 Main Clock OSC Circuit




Fig. 2 Sub-clock Crystal OSC Circuit

Table 1 Main Clock OSC-Guaranteed Constants

OSC Mode	Maker	Resonator	CO1	CO2
4.194304 MHz	Tokyo Denpa	HC-43/u CL=18pF Drive level =100mW	22pF	22pF
crystal OSC	Kinseki	HC-49/u CL=16pF	15pF	15pF
		HC-49/u CL=24pF	27pF	27pF
	Murata	CSA-4.00MG	33pF	33pF
4.0MHz ceramic resonator OSC	Withata	CST-4.00MG*1	Unnec- essary	Unnec- essary
	Kyocera	KBR-4.0MS	33pF	33pF
resonator OSC	Ryocera	KBR-4.0MES*1	Unnec- essary	Unnec- essary

The differential between CO1 and CO2 should be within  $\pm$  10%, including wiring capacitance.

<sup>\*1: 3-</sup>pin ceramic resonator with on-chip capacitor




Fig. 3 Main Clock OSC Stalibizing Period

**OSC Mode** CX2 Maker CX1 Resonator KF-38G-13200 22pF 22pF CL=13pF 32.768kHz Kyocera crystal OSC KF-38G-10200 20pF 22pF CL=10pF Trimmer

Table 2 Sub-clock Crystal OSC-Guaranteed Constants

(Note) CL: Internal load capacitance of crystal resonator




Fig. 4 Sub-clock OSC Stabilizing Period




Fig. 5 Main Clock (External Clock) Input Waveform





Fig. 6 Sub-clock (External Clock) Input . . Waveform




(Note)

When the rise time of the power supply is 0, the reset time becomes 10ms to 100ms at  $C_{RES} = 0.1 \mu F$ .

If the rise time of the power supply is long, the value of CRES must be fixed so that the reset time becomes longer than the main clock OSC stabilizing period.

Fig. 7 Reset Circuit



Serial Output Load




Fig. 8 Serial Clock Timing

Notes for Program Evaluation

• When evaluating the LC6538D with the evaluation chip (LC6593, LC65PG38D), the following must be observed.

Classrti- cation	Item	Fund	Notes for evaluation	
cati	i i i	Mass-production chip	Notes for evaluation	
	Ports C, D output level at reset mode	Ports C, D can be brought to "H" or "L" in a group of 4 bits.	Port C and port D can be brought to "H" or "L" by CHL pin and DHL pin, respectively.	CHL pin and DHL pin must be set according to option specified for mass-production chip.
	Watchdog reset function	The presence or absence of time base timer-used watchdog reset function can be selected.	Whether or not to perform watchdog reset function with WDC pin can be determined.	WDC pin must be set according to option specified for mass-production chip.
Notes for option	Port output configuration PU/OD	PU or OD can be selected in bit units.	Only Nch OD configuration without pull-up resistance	(LC6593-applied evaluation) External resistor (10kohms) on evaluation chip board must be connected to necessary port. (LC65PG38D-applied evaluation) Resistor must be connected to necessary port on application board
	PU resistor configuration	PU resistor brought to Hi-Z at "L" output mode (Pch Tr is turned OFF)	PU resistor, being external resistor, whose impedance remains unchanged at "L" output mode.	For mass-production chip, leakage current only flows in Pch Tr at "L" output mode; for evaluation chip, current continues flowing in PU resistor at "L" output mode.
	Port output configuration PD/OD	PD or OD can be selected in bit units.	Only Pch OD configuration without pull-down resistance.	(LC6593-applied evaluation) External resistor (100kohms) on evaluation chip board must be connected to necessary port. (LC65PG38D-applied evaluation) Resistor must be connected to necessary port on application board. Load power supply must be also supplied on application board side.
Notes for USC	Constants for main clock	(Crystal OSC), (Ceramic resonator OSC) Catalog-guaranteed constants provide OSC at frequency specified in catalog.	(Crystal OSC), (Ceramic resonator OSC) Different from mass-production chip in circuit design and characteristic. OSC may be made unstable by wiring capacitance.	(Crystal OSC), (Ceramic resonator OSC) External constants must be fine-adjusted according to service conditions. Refer to note given below.
Notes	Constants for sub-clock	(Crystal OSC) Catalog-guaranteed constants provide OSC at frequency specified in catalog.	(Crystal OSC) Different from mass- production chip in circuit design and characteristic. OSC may be made unstable by wiring capacitance.	(Crystal OSC) External conostants must be fine- adjusted according to service conditions. Refer to note given below
S	OSC frequency for main clock, sub-clock	OSC frequency characteristic as indicated in catalog	Different from mass- production chip in circuit design and characteristic.	ES, CS must be used to evaluate characteristic in detail.
Notes for electrical characteristics	Operating current, standby current	Current characteristic as indicated in catalog	Different from mass- production chip in circuit design and characteristic.	Standby current cannot be evaluate in detail. However, standby current can be confirmed roughly in the manner shown below. Be sure to confirm standby current. ES, CS must be used to evaluate characteristic in detail.
Notes for ele	Operating voltage	Supply voltage range as indicated in catalog	Restricted to the operating range of EPROM, other LSI	Evaluation chip must be also used a $V_{DD} = 5V\pm5\%$ at which EPROM, other LSI are used. Therefore, $V_{DD}$ $5V\pm5\%$ only can be used for evaluation of mass-production microcomputers.
	Operating temperature	Temperature range as indicated in catalog	Guaranteed temperature range: 10°C to 40°C	LC6593 and LC65PG38D must be used at 10°C to 40°C for evaluation

#### < Confirmation methods for the standby function >

The standby current at the standby mode of the evaluation chip can be evaluated not exactly but approximately. Then, do the following steps.

#### (a) Confirmation of the standby state

Be sure to confirm whether or not the LSI enters the standby mode when the standby conditions are satisfied.

The following Table gives the current dissipation (typ.) at each mode as a guideline for confirmation of mode.

Mode	Main clock (4.19MHz)	Sub-clock (32kHz)	Current dissipation (typ.)
NORMAL, main clock 1/1 mode	osc	osc	Approx. 3.5mA to 3.7mA
NORMAL, main clock 1/2 mode	osc	osc	Approx. 2.3mA to 2.5mA
NORMAL, main clock 1/32 mode	osc	osc	Approx. 1mA to 1.2mA
NORMAL, sub-clock mode	osc	osc	
NORMAL, sub-clock mode	Stop	osc	Approx. 100μA to 300μA
HALT, main clock 1/1 mode	osc	osc	Approx. 1 mA
HALT, main clock 1/2 mode	osc	osc	
HALT, main clock 1/32 mode	osc	osc	
HALT, sub-clock mode	osc	osc	
HALT, sub-clock mode	Stop	osc	Approx. 50μA
HOLD mode	Stop	Stop	Several nA to 300nA

- Note 1) The current dissipation values shown above are the values obtained when a separate power supply is used for the EPROM power supply.
  - 2) The current dissipation values shown above are the values obtained when the WDC, CHL, DHL pins are brought to "L" level.
    - When brought to "H" level, the current dissipation value per pin increases by approximately 30µA.
  - 3) The current dissipation at the NORMAL mode varies by the value of current dissipated in the pull-up resistor of IMO to IM7.
    - IMO to IM7: The current dissipation per bit at "L" level increases by approximately 25µA.
  - 4) The current dissipation values at the HALT or HOLD mode are the values obtained when the EPROM is removed.
  - 5) All other pins for the evaluation chip are left open.

#### (b) Confirmation by the load current

Your program must be designed so that the current is not transmitted to the input/output ports prior to the execution of the HALT instruction. This can reduce the useless dissipation of the load current at the standby mode and be confirmed on an oscilloscope.

- 1) Design your program so that the current is not transmitted to the output ports prior to the execution of the HALT instruction.
- 2) Design your program and peripherals so that the input/output ports are not brought to the floating state (Hi-Z) at the standby mode.
  - If brought to the floating state (Hi-Z), current flows in the microcomputer input circuit section, causing more current dissipation. Therefore, the backup enable time is shortened extremely in applications where the capacitor backup is used.

#### < OSC constants when the EVA800-TB6538 is used >

When developing your program using evaluation chip board EVA800-TB6538, adjust the capacitor value according to the stray capacitance of the circuit because the crystal/ceramic resonator OSC constants for main clock and the crystal OSC constants for sub-clock depend on the conditions for evaluation and the cable length, etc.

## LC6538D INSTRUCTION SET (by function)

Symbol	Description				
AC ACt CF CTL MSTEN DP E bFn M1 M2	: Accumulator : Accumulator bit t : Carry flag : Control register : Master interrupt enable flag : Data pointer : E register : Flag bit n : Memory 1 : Memory 2	P(DPL) GP(DP) PC STACK TMO TMOF bAt,bHa,bLa	: Memory 1 addressed by DP : Memory 2 addressed by DP ! Input/output port addressed by DPL : Pseudo port specified by DP : Program counter : Stack register : Timer 0 : Timer 0 interrupt request flag : Working register : Zero flag	( ) ( ) + - - - - - - -	: Contents Transfer and direction : Addition : Subtraction : AND : OR : Exclusive OR

	. Wemby 2		£r . 2		T T T T		· <del>-</del>	<del>,</del>		<u></u>	
Instruction group	Mnemonic			tion code D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Bytes	Cycles	Function	Description	Status flag affected	Remarks	
$\overline{}$	CLA	Clear AC	1100	0000	1	1	AC ← 0	The AC contents are cleared.	ŽF.	* 1	
, Š	CLC	Clear CF	1 1 1 0	0001	1	1	CF +-0	The CF contents are cleared.	CF		
Ĕ	STC	Set CF	1 1 1 1	0 0 0 1	1	1	Cf ←1	The CF is set.	CF		
. <u>c</u>			1 1 1 0	1011	•	1	AC - (AC)	The AC contents are complemented.	ZF		
	CMA	Complement AC									
2	INC	Increment AC	0 0 0 0	1 1 1 0	1	1	AC -(AC) +1	The AC contents are incremented +1.			
Ē	DE C	Decrement AC	0000	1 1 1 1	1	1	AC ←(AC) -1	The AC contents are decremented -1.	ZF CF		
Accumulator manipulation instructions	RAL	Rotate AC left through CF	0000	0001	1	1	ACo ←(CF), ACn+1← ·ACn), CF ←(AC3)	The AC contents are shifted left through the CF.	ZF CF		
景	TAE	Transfer AC to E	0000	0011	1	1	E ← (AC)	The AC contents are transferred to the E.			
ĕ	XAE	Exchange AC with E	0000	1101	1	١	(AC) ≒(E)	The AC contents and the E conents are exchanged.			
Ę.	INM	Increment M1	0010	1 1 1 0	1	1	M1(DP) - [M1(DP)]+1	The M1(DP) contents are incremented +1.	ZF CF		
통	DEM	Decrement M1	0010	1 1 1 1	1	1	M1(DP) - [M1(DP)]-1	The M1(DP) contents are decremented -1	ZF CF		
manip	SMB bit	Set M1 data bit	0 0 0 0	1 0 B <sub>1</sub> B <sub>0</sub>	1	1	M1(DP, B1B0)-1	A single bit of the M1(DP) specified with B1B0 is set.			
Memory manipulation instructions	RMB bit	Reset M1 data bit	0010	1 0 8 180	1	1	M1 (DP,B <sub>1</sub> 8 <sub>0</sub> )0	A single bit of the M1(DP) specified with B1B0 is reset.	ZF		
	AD	Add M1 to AC	0110	0 0 0 0	1	1	AC - (AC)+[M1(DP)]	Binary addition of the AC contents and the M1(DP) contents is performed and the result is stored in the AC.	ZF CF		
	ADC	Add M1 to AC with CF	0010	0 0 0 0	1	,	AC - (AC)+[M1(DP)] +(CF)	Binary addition of the AC, CF contents and the M1 (DP) contents is performed and the result is stored in the AC.	ZF CF		
	DAA	Decimal adjust AC in addition	1110	0 1 1 0	1	1	AC -(AC) + 6	6 is added to the AC contents.	ZF		
	DAS	Decimal adjust AC in subtraction	1110	1010	1	1	AC -(AC)+10	10 is added to the AC contents.	ZF		
rions	EXL	Exclusive OR M1 to AC	1 1 1 1	0101	1	1	AC ← (AC) ¥ [M1(DP)]	The AC contents and the M1(DP) contents are exclusive-ORed and the result is stored in the AC.			
instruc	AND	AND M1 to AC	1110	0 1 1 1	1	1	AC -(AC) A [M1(DP)]	The AC contents and the M1(DP) contents are ANDed and the result is stored in the AC.	ZF		
Derison	OR	OR M1 to AC	1110	0101	1	1	AC (AC) V [M1(DP)]	The AC contents and the M1(DP) contents are ORed and the result is stored in the AC.	ZF		
Arithmetic operation/comparison instructions	СМ	Compare AC with M1	1111	1011	1	1	[MT(DP)]+(AC)+1	The AC contents and the M1(DP) contents are compared and the CF and ZF are set/reset.    Comparison result	ZF CF		
Arithn	CI data	Compare AC with immediate data	0 0 1 0 0 0 1 0 0	1 1 0 0	2	2	13121110 +(AC)+1	The AC contents and the immediate data $ 3 2 1 0$ are compared and the ZF and CF are set/reset.  Comparison result CF ZF $ 3 2 1 0>(AC) O O$ $ 3 2 1 0=(AC) 1 1$ $ 3 2 1 0<(AC) 1 O$	ŻF CF		
	CLI data	Compare DPL with immediate data	0 0 1 0 0 1	1 1 0 0	2	2	(DP <sub>1</sub> ) ¥13121110	The DP <sub>L</sub> contents and the immediate data ${}^{1}_{3}$ ${}^{1}_{2}$ ${}^{1}_{1}$ ${}^{0}_{0}$ are compared.	ZF		
	LI data	Load AC with immediate data	<b></b>	13 12 11 10	1	1	AC -13121110	The immediate data 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub> is loaded in the AC.	2 F	<b>+</b> 1	
	s	Store AC to M1	0000	0010	1	1	M1(DP) (AC)	The AC contents are stored in the M1(DP)	<del> </del>	<b> </b>	
Ì	L	Load AC from M1	0 0 1 0	0001	ŀ	1	AC [M1(DP)]	The M1(DP) contents are loaded in the AC	ZF		
ctions	XM data	Exchange AC with M1, then modify DP <sub>H</sub> with immediate data	1010	0 M <sub>2</sub> M <sub>1</sub> M <sub>0</sub>	1	2	(AC) \$\frac{1}{2} [M1{DP}]  DPH ←(DPH) ♥  OM2M1M0	The AC contents and the M1(DP) contents are exchanged and then the DP <sub>H</sub> contents are modified with the contents of (DP <sub>H</sub> ) > OM <sub>2</sub> M <sub>1</sub> M <sub>O</sub> .	2F	The ZF is set/reset according to the result of (DP <sub>H</sub> ) v OM <sub>2</sub> M <sub>1</sub> M <sub>0</sub> .	
Load/store instructions	x	Exchange AC with M1	1010	0000	1	2	(AC) \$ [M1(DP)]	The AC contents and the MT(DP) contents are exchanged.	ZF	The ZF is set/reset according to the DP <sub>pt</sub> contents at the time of instruc	
Load/stc	ΧI	Exchange AC with M1.	1 1 1 1	1 1 1 0	1	2	(AC) = [M1(DP)] DPL -(DPL) +1	The AC contents and the M1(DP) contents are exchanged and then the DP <sub>1</sub> contents are incremented +1.	zf	tion execution.  The ZF is set/reset according to the result of IDP <sub>L</sub> +1	
	XD	Exchange AC with M1, then decrement DPL	1 1 1 1	1 1 1 1	1	2	<b>-</b>	The AC contents and the M1(DP) contents are exchanged and then the DP <sub>L</sub> contents are decremented -1.	ZF	The ZF is set/reset seconding to the result of IDP <sub>L</sub> =1	
L		<del> </del>	<del></del>		_	٠	<u> </u>	+	tipued c	n next na	

Continued on next page

### Continued from proceding page.

Ş	Masmonic		Instruct	tion code	r r				Status flag	
Instruct		Mnemonic	D7 D6 D5 D4	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Bytes	Cycle	Function	Description	affected	Remarks
	ATBL	Read table data from program ROM	0 1 1 0	0011	1	2	AC.E←ROM (PCh E.ACI	The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in the AC and E.	·· <del>-</del> -	
pointer manipulation instructions	LDZ data	Load DPH with Zero and DPL with immediate data respectively	1000	13   2   1   10	1	1	DPH ←O DPt ←13 +2 11 to	The $\mathrm{DP}_{\mathrm{H}}$ and $\mathrm{DP}_{\mathrm{L}}$ are loaded with 0 and the immediate data $1_31_21_11_0$ respectively.		
ation in	LHI data	Load DPH with immediate data	0100	13 12 11 10	1	1	DPH ← 13 12 11 10	The DP <sub>H</sub> is loaded with the immediate data 1312110.		
ğ	IND	Increment DPL	1 1 1 0	1110	1	1	DPL ← (DPL)+1	The DPL contents are incremented +1.	ZF	
Ē	DED	Decrement DPL	1 1 1 0	1 1 1 1	1	1	DPL ← ( DPL ) - 1	The DP <sub>L</sub> contents are decremented -1.	ZF	
inte	TAL	Transfer AC to DPL	1 1 1 1	0111	1	1	DPi -(AC)	The AC contents are transferred to the DPL		
8	TLA	Transfer DPL to AC	1 1 1 0	1001	1	1	AC -(DPL)	The DPL contents are transferred to the AC	ZF	
Darta	XAH	Exchange AC with DPH	0010	0011	1	١	(AC) ≒ (DPH)	The AC contents and the DP <sub>H</sub> contents are exchanged.		
Working register manipulation instructions	XAI XAO XAI XA2 XA3	Exchange AC with working register At	1 1 1 G 1 1 1 0 1 1 1 0 1 1 1 0	0 1 0 0	1 1 1	1 1 1	(AC) ≒ (bA0) (AC) ≒ (bA1) (AC) ≒ (bA2) (AC) ≒ (bA3)	The AC contents and the contents of working register At are exchanged. At is assigned one of bAO, bA1, bA2, bA3 according to 110 of specified register bank b.		
register m ors	XHa XHO XH1	Exchange DPH with working register. Ha	1 1 1 1	a 1 0 0 0 1 1 0 0	1	1	( DPH) \$ (bH0) ( DPH) \$ (bH1)	The DP <sub>H</sub> contents and the contents of working register Ha are exchanged. Ha is assigned either of bHO or bH1 according to a of specified register bank b.		
Working	XLa XLO XL1	Exchange DPL with working register. La	1 1 1 1	0 0 0 0 1 0 0	1	1	(DP L) ≒ (bL0) (DP L) ≒ (bL1)	The DP <sub>L</sub> contents and the contents of working register La are exchanged. La is assigned either of bL0 to bL1 according to a of specified register bank b.		
	SRBA	Set Register Bank Address	1 1 1 1	0010	1	1	RBF ← Itilo of SB	The bank value specified by the SB instruc- tion is set in the register bank flag.		
	SFB flag	Ser flag bit	0101	B3 B2 B1 B0	1	1	bFn — 1	The flag specified with B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> of specified register bank b is set.		II
Flag manipulation instructions	RFB flag	Reset flag bil		B3 B2 B1 B0		,	bFn O	The flag specified with B <sub>3</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub> of specified register bank b is reset.	ZF	The flags are divided into 16 groups of OPO to OF3. OF4 to OF7, 3F8 to 3F15. The ZF is sel./reset according to the 4 bits including a single bit specified with data B3B2B1B0.
	JMP addr	Jump in the current bank	0 1 1 0 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>		2	2	PC - PC12 PC11 (or PC11) P10P9 P6 P7 P6 P5 P4 P3 P2 P1 P0	A jump to the address specified with the PC12PC11 (or PC11) and immediate data P10P9P8P7P6P5P4P3P2P1P0 occurs.		If the BANK and SB instructions are executed consecuti- vely, the bank is changed.
tions	JPEA	Jump in the current page modified by E and AC	1 1 1 1	1010	1	1	PC7~0 ←(E.AC)	A jump to the address specified with the contents of the PC whose low-order 8 bits are replaced by the E and AC contents occurs.		
Jump/subroutine instructions	CZP addr	Call subroutine in the zero page	1011	P3 P2 P1 P0	1	1	STACK ← (PC)+1 PC12-6, PC 1 ~0 ←0 PC5~2 ←P3 P2 P1 P0	A subroutine in page 0 of bank 0 is called.		
mp/subrour	CAL addr	Call subroutine in the zero bank	1 0 1 0 P7P6P5P4	1 PtoP9 Pt P3 P2 P1 Po	2	2	STACK ←( PC) +2 PC12~0 ← QQP10P9P8 P7P6PSP4P3P2P1P0	A subroutine in bank 0 is called.		
3	RT	Return from subroutine	0110	0010	1	1	PC ← (STACK)	A return from a subroutine occurs.		
	RTI	Return from interrupt routine	0010	0010	1	1	PC ←(STACK) CF ZF ←CSF.ZSF	A return from an interrupt service routine occurs.	ZF CF	
	BANK	Change bank	1 1 1 1	1101	1	1	PC 11 ← (PC11) GP(DP) M2(DP)	The bank of ROM is specified. The pseudo port is specified. The RAM2 is specified.		
	SB	Sel bank	0110	0 1 11 10	1	1	PC12 PC11 + 11. lo RBF + 11lo	The bank of ROM is specified. The bank of working register, flag is specified.		

### Continued from preceding page.

ş			Instruct	ion code	E	2			Status flag	
Instruction group		Mnemonic	O7 D6 D5 D4	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Bytes	Cycles	Function	Description	affected	Remarks
	BAt addr	Branch on AC bil	O 1 1 1 P7P6P5P4	0 0 tito P3P2P1P0	2	2	PC7 - 0 P7 P6P5P4 P3 P2P1P0 IF AC1 = 1	If a single bit of the AC specified with the immediate data $t_{1Q}$ is 1, a branch to the eddress specified with the Immediate data $P_{1}^{R}P_{2}P_{4}P_{3}P_{2}P_{1}P_{0}$ within the same page occurs.		Mnemonic is BAD to BAD according to the value of t.
	BNAt addr	Branch on no AC bit	O O 1 1 P7P6P5P4	0 0 t 1 t 0 P 3 P 2 P 1 P 0	2	2	PC7 ~0 ← P7 P8P5P4 P3P2P1P0 if AC1 = 0	If a single bit of the AC specified with the immediate data $t_1t_0$ is 0, a branch to the address specified with the immediate data $P_7P_8P_5P_4P_3P_2P_1P_0$ within the same page occurs.		Mnemonic is SNA0 to BNA3 sccording to the value of t,
	BMI addr	Branch on M1 bit		O Itito P3P2P1Po	2	2	PC 7 ~0 ← P7 P6 P5 P4 P3 P2 P1 P0 if [M1(DP, tito)] = 1	If a single bit of the M1(DP) specified with the immediate data 1, 10, is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Minemonic is RMO to BM3 seconding to the value of t.
	BNMt addr	Branch on no M1 bit		Oltito PoP2PiPo	2	2	PC7~0 - P7 P6 P5 P4 P3 P2 P1 P0 if [M1(DP, tito)] = 0	If a single bit of the M1(DP) specified with the immediate data 1, 10, is 0, a branch to the address specified with the immediate data P7PeP5P4P3P2P1P0 within the same page occurs.		Mnemonic is BNMO to BNM3 according to the value of t.
SUS	BPt addr	Branch on Port bit		1 Otita P3P2P1P0	2	2	PC7~0←P7P6P5P4 P3P2P1P0 if (P(DPL Lit 0))=1	If a single bit of port P(DP <sub>L</sub> ) specified with the immediate data 1 <sub>1</sub> t <sub>0</sub> is 1, a branch to the address specified with the immediate data P <sub>2</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Minemanic is 6FO to 8F3 socording to the value of t.
Branch instructions	BNPt addr	Branch on no Port bit	O O 1 1 P7 P6 P5 P4	1 Otito P3 P2 P1 P0	2	2	PC7~0 - P7 P6 P5 P4 P3 P2 P1 P0 II (P(DPL. t 1t ol )=0	If a single bit of port P(DP <sub>L</sub> ) specified with the immediate data 1 <sub>1</sub> t <sub>0</sub> is 0, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>8</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		Mnemonic is BNPO to BNP3 according to the value of t,
Brar	BC addr	Branch on CF	0 1 1 1 P7P6P5P4		2	2	PC7~0 ← P7P6P5P4 P3P2P1P0 	If the CF is 1, a branch to the address specified with the immediate data P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> within the same page occurs.		
	BNC addr	Branch on no CF	0 0 1 1 P7P6P5P4	1 1 1 1 P3 P2 P1 P0	2	2	PC 1 -0 ← P1 P6 P5 P4 P3 P2 P1 P0 if CF =0	If the CF is 0, a branch to the address specified with the immediate data PyPgPgPgPgPgPgP1P0 within the same page occurs.		
	BZ addr	Branch on 2F	0 1 1 1 P7P6P5P4	1 1 1 0 P3 P2 P1 P0	2	2	PC7~0~P7P6P5P4 P3P2P1P0 If ZF=1	If the ZF is 1, a branch to the address specified with the immediate data P7PgP5P4P3P2P1P0 within the same page occurs.		
	BNZ addr	Branch on no 2F	O O 1 1 P7P6P5P4	1 1 1 0 P3 P2 P1 P0	2	2	PC7~0 ← P7P6P5P4 P3P2P1P0 if ZF = 0	If the ZF is 0, a branch to the address specified with the immediate data P7F8F5P4P3P2P1P0 within the same page occurs.		
	BFn addr	Branch on flag bil		n 3 n 2 n 1 n 0 P 3 P 2 P 1 P 0	2	2	PC 7 ~ 0 - P7 P6 P5 P4 P3 P2 P1 P0 II bFn = 1	If the immediate data nanannan specified flag bit of the 16 flags of specified register bank b is 1, a branch to the address specified with immediate data P7PBFBPAP3P2P1PQ within the same page occurs.		Mnemonic is 8F0 to 8F15 according to the value of n.
	BNFn addr	Branch on no flag bit	1	n 3 n 2 n 1 n 0 P 3 P 2 P 1 P 0	2	2	PC 7 ~ 0 - P7 P6 P5 P4 P3 P2 P1 P0 if bFn = 0	If the immediate data ngngngngngs specified flag bit of the 16 flags of specified register bank b is 0, a branch to the address specified with immediate data P <sub>7</sub> P <sub>8</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>O</sub> within the same page occurs.		Mnemonic is BNF0 to BNF15 scoording to the value of n.
ions	IP.	Input port to AC	0000	1 1 0 0	1	1	[GP(DP)] or [M2(DP)]	The contents of port P(DP <sub>L</sub> ) or pseudo port GP(DP) or RAM2 are loaded in the AC.	ZF	· · · · = · · · · · · · · · · · · · · ·
Struci	OP	Output AC to port	0110	0001	1	1	P(DPL) or GP(DP) or M2(DP) — (AC)	The AC contents are output to port P(DP <sub>L</sub> ) or pseudo port GP(DP) or RAM2.		<u>-</u>
Input/output instructions	SPB bil	Sel port bit	0000	0 1 B1 Ba	1	2	P(DPL, B1B0) or GP(DP, B1B0) or M2(DP, B1B2) 1	A single bit in port P(DP <sub>1</sub> ) or pseudo port GP(DP) or RAM2 specified with immediate data B <sub>1</sub> B <sub>0</sub> is set.		When this instruction is executed, the E contents are destroyed.
Input/(	RPB bil	Reset port bit	0010	0 1 B1 Bo	1	2	P(DPL, B180) or GP(DP, B180) or M2(DP, B182) — 0	A single bit in port P(DP <sub>L</sub> ) or pseudo port GP(DP) or RAM2 specified with immediate data B <sub>1</sub> B <sub>0</sub> is reset.	ŽF	When this instruction is executed, the E contents are destroyed
	SCTL bit	Set control register bit	0 0 1 0	1 1 0 0 83 82 81 80	2	2	CTL, B3B2B1B0 — 1 or MSTEN — 1	The immediate data B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub> specified bits of the control register (individual interrupt enable flag) or the master interrupt enable flag is set.		*2
Other instructions	ACTL bil	Reset control register bit	0 0 1 0 1 0 0 1	1 1 0 0 B3 B2 B1 B0	2	2	CTL, B3B2B1B0 — 0 or MSTEN — 0	The immediate data B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub> -specified bits of the control register (Individual interrupt enable flag) or the master interrupt enable flag is reset.	ZF	*2
r impl	WTTM	Write timer - 0	1 1 1 1	1001	1	1	TMO (E), (AC) TMOF 0	The E and AC contents are loaded in the timer 0. The TMF is reset.	TIMOF	
₽ B	HALT	Hal t	1 1 1 1	0110	1	1	Halt, Hold	The standby mode is entered.		
	NOP	No operation	0000	0000	1	1	No operation	No operation is performed, but 1 machine cycle is consumed.		

<sup>1</sup> If the CLA instruction is used consecutively in such a manner as CLA, CLA, ----, the first CLA instruction only is effective and the following CLA instructions are changed to the NOP instructions. This is also true of the LI instruction.
2 B<sub>3</sub>B<sub>2</sub>B<sub>1</sub>B<sub>0</sub> = 0000B to 1000B

#### LC6538D Option Code Specifying Method

#### **General Description**


It is requested that you should submit to us various mask options of the LC6538D together with the program code which are stored in an EPROM.

By using our cross assembler for the LC6538D, the option code can be specified interactively and stored in the EPROM.

If our cross assembler is not used, specify the option code as shown below. (This is the same as the method where the cross assembler is created.)


The Type No. of the EPROM to be submitted is 27128.

#### EPROM address map




Always write "00" in this shaded area.


### **Option Code Contents**



Continued from preceding page.



#### Continued from preceding page.



### Notes on Programming

• In this section, we shall describe the notes on developing programs for the LC6538D microcomputer.

Item		Function	Notes
System clock mode		de (Τ <sub>CYC</sub> =1.9μs) ode (Τ <sub>CYC</sub> =30.5μs) cyc=61μs) 94304MHz	<ul> <li>The main clock must be supplied at the system start-up.</li> <li>The sub-clock must be supplied when your application is designed to use the sub-clock mode.</li> </ul>
System clock select	the clock mode flag (CI register.	1/2 mode	<ul> <li>System clock modes can be changed only when the main clock oscillation is stable or the clock signals are sent from external clock with the 4MSTPF flag set to "0".</li> <li>The clock mode newly selected by the CMF flag is actually activated up to 64/fOSC cycles later after data is set in that flag. To change high-speed mode to low-speed mode and then start the standby mode, execute the HALT instruction after the buffer time elapses.</li> <li>Clock modes should be changed, with supplied voltage at 4.0V or greater.</li> </ul>
Main clock oscillation halt/start	setting data in the 4M register.	on (halt/start) can be controlled by STPF flag of the system clock control  Main clock at the reset)	<ul> <li>If one of the main clock modes is selected as the system clock source, you must not set the 4MSTPF flag to "1".</li> <li>Set the 4MSTPF flag to "1" after the sub-clock mode becomes actually activated. That is, you have to set the flag to "1" after the sub-clock mode is specified by the flag data and then becomes activated after the buffer time elapses.</li> <li>To change the main clock halt state at the sub-clock mode to one of the main clock modes, set the 4MSTPF flag to "0" and wait at least until the main clock oscillation becomes stable. Wait for t<sub>MXS</sub> or M<sub>CFS</sub> cycles.</li> </ul>
Low-speed operation mode		re forced to stop their functions when on mode (main clock 1/32 mode or ected.  Contents  If data is input to the accumulator (AC) from port B, 0 (zero) is input to the AC.  The contents of the H counter are	<ul> <li>Do not use the blocks at the left column during the low-speed operation mode.</li> <li>Note that the low-speed operation is selected at the system reset.</li> </ul>
	Display controller	cleared.  Not to support dynamic display mode operation	

## LC6538D

## Continued from preceding page.

Item		Function	Notes			
Standby mode	HALT mode activation/release	(Activation) The HALT mode can be activated by executing the HALT instruction when the SLPF flag of the standby control register has been already set to "O". However, the HALT instruction will be processed equally as the NOP instruction when the following HALT mode release conditions are satisfied.  (Release) ① Reset ② The PE2/START pin signal level is "H" with the WG2=1. ③ The interrupt release signal is delivered with the WG3=1. ① The overflow signal is generated by the time base timer circuit.	<ul> <li>If you want to release the HALT mode by using the PE2/START pin "H" level signal or interrupt release signal, set the WG2 or WG3 flag prior to the execution of the HALT instruction.</li> </ul>			
Stand	HOLD mode activation/ release	(Activation) The HOLD mode can be selected by executing the HALT instruction with the SLPF="1".  (Release) Reset	<ul> <li>The HOLD mode can be released only by the reset signal.</li> <li>Execute a single NOP instruction prior to the execution of the HALT instruction for activating the HOLD mode.</li> <li>Never output logic "1" to bit 1 of the standby control register (STBC).</li> </ul>			
re o w ft	Vatchdog timer eset (effective inly if the vatchdog timer unction has been elected by ption)	The time base timer can be used to detect runaway and cause watchdog reset to occur.	<ul> <li>You have to create a routine which allows the TBF flag to be reset every program-defined time cycle (0.5sec. max.).</li> <li>The clock which has been already in operation must be selected as the time base timer source.</li> <li>If the time base interrupt request flag (TBF) is set to "1" prior to HALT activation, the HALT mode release signal triggered by time base overflow signal and watchdog reset signal are to be generated at the same time.</li> <li>To avoid the generation of watchdog reset signal in the above case, there are two methods as follows:</li> <li>(1) Reset the TBF flag immediately before the HALT instruction is executed.</li> <li>or</li> <li>(2) Set the time base interrupt enable flag (TBEN) and HALT release enable flag (WG3) before the HALT instruction is executed.</li> </ul>			
Interrupt	Interrupt enable flag (Control register: 8 bits)	<ul> <li>There are 8 interrupt enable flags, which are assigned to 8 interrupt sources. These flags are set to enable interrupt requests by SCTL0 to SCTL7 instructions. Note that two or more flags cannot be set at a time.</li> <li>All the interrupt enable flags are set to disable interrupt at the reset mode.</li> </ul>	<ul> <li>The interrupt enable flags are not reset after interrupt processing is carried out. If you want to reset interrupt enable flag, you have to use the RCTL instruction.</li> <li>All the interrupt enable flags are reset when the HOLD mode is started up. You have to set necessary flags after the HOLD mode is released.</li> </ul>			

### Continued from preceding page.

	11	em	Function	Notes
Interrupt	Inter	rupt request	<ul> <li>There are 8 interrupt request flags, which are assigned to 8 interrupt sources. Four interrupt request flags are assigned as an interrupt extended register. That is, 8 interrupt request flags are assigned as two internal extended registers. Therefore, these registers can be accessed by executing the BANK and IP/OP instructions consecutively. If you input data to the accumulator (AC) from one of these registers, you can use the BANK and IP instructions consecutively. If you output data to one of these registers, you can use the BANK and OP instructions consecutively. However, you cannot set any bit of the internal extended register. If you are to reset some bits of the register, set data of 0 for them but 1 for other bits in the accumulator and output the data to interrupt request register by executing the BANK and OP instructions consecutively.</li> <li>Flags other than timer 1 interrupt request flag (TM1F) are set to "O" at the reset mode.</li> <li>The TMOF, SIOOF, SIO1F flags are reset at the time of WTTM instruction execution, SIOO, SIO1 data transfer start, respectively.</li> </ul>	<ul> <li>These flags are not reset even after interrupt processing is carried out.</li> <li>Reset the interrupt source flag of a corresponding interrupt source factor when interrupt processing is performed.</li> <li>All the flags are reset when the HOLD mode is started up.</li> <li>The interrupt request register cannot be manipulated by the BANK + SPB/RPB instructions.</li> </ul>
	Port E	PE <sub>0</sub> /V <sub>REF</sub> 0 PE <sub>1</sub> /V <sub>REF</sub> 1 PE <sub>2</sub> /START	voltage input pins VREFO and VREF1 for comparator input (port 8).	<ul> <li>If you want to use these pins as VREFO, VREF1, and START, you have to output logic "1" to the PEO, PE1, and PE2. (At the reset mode, the PEO to PE2 pins are all set to "1".)</li> </ul>
n ports	Port F	PF <sub>0</sub> /Sl <sub>0</sub> PF <sub>1</sub> /SO0 PF <sub>2</sub> /SCK0 PF <sub>3</sub> /INTO	Port F <sub>0</sub> and F <sub>1</sub> , and F <sub>2</sub> can be also used as the SIO, SOO, and SCKO pins for serial data transfer 0.  Port F <sub>3</sub> can be also used as the INTO pin for external interrupt 0 input.	If you want to use these pins as SIO, SOO, SCKO, and INTO, you have to output logic "1" to the PFO, PF1, PF2, and PF3. (At the reset mode, the PFO to PF3 pins are all set to "1".)
on use of common ports	Port G	PG <sub>0</sub> /SI1 PG <sub>1</sub> /SO1 PG <sub>2</sub> /SCK1 PG <sub>3</sub> /INT1	Port G <sub>0</sub> , G <sub>1</sub> , and G <sub>2</sub> can be also used as the SI1, SO1, and SCK1 pins for serial data transfer 1.  Port G <sub>3</sub> can be also used as the INT1 pin for external interrupt 1 input.	If you want to use these pins as SI1, SO1, SCK1, and INT1, you have to output logic "1" to the PGo PGo PGo and PGo (At the PGO
Notes	PH <sub>1</sub> /DAC1 pins for PWM type DAC o		Port Ho and Ho can be also used as the DACO and DACO pins for PWM type DAC output.  Port Ho can be also used as the SQR pin for burst pulse signal output.	If you want to use these pins as DACO, CAC1, and SQR pins, you have to output logic "0" to the PHO, PH1, and PH2. (At the reset mode, the PHO, PH1, and PH2 pins are all set to "1".)
	4	PH3/HCNT	Port H3 can be also used as the HCNT pin for horizontal sync signal input.	<ul> <li>If you want to use these pins as HCNT, you have to output logic "1" to the PH3. (At the reset mode, the PH3 pin is set to "1".)</li> </ul>

Continued on next page.

#### Continued from preceding page.

	ltem		Function	Notes	
	Operational status at system clock selection	clock 1/32 mod	has entered low-speed operation mode (main de or sub-clock mode), dynamic display mode t successfully carried out.	<ul> <li>When low-speed operation mod is employed, do not select th dynamic display mode.</li> </ul>	
y controller	Operational status at standby mode	Dynamic display mode	<ul> <li>Segment output pin····'H''-level output at all the pins</li> <li>Digit output pin····-Unpredictable</li> <li>Fixed address output pin····Keeps old contents.</li> </ul>	<ul> <li>Select display OFF mode prior to the standby mode activation so that no current is dissipated by FLT pin.</li> </ul>	
Display		Static display mode	S0 to S7 pins"H"-level output at all the pins     T0 to T11     T12/S11 to T15/S8 pinsKeeps old contents.		
		Display OFF mode	All FLT pins"L"-level output at the all pins		

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.