


CMOS LSI

|   |                                 |                 |
|---|---------------------------------|-----------------|
|  | No. 5112                        | LC72132, 72132M |
|   | AM/FM PLL Frequency Synthesizer |                 |



## Overview

The LC72132 and LC72132M are PLL frequency synthesizers for use in tuners in radio/cassette players. They allow high-performance AM/FM tuners to be implemented easily.


## Functions

- High-speed programmable dividers
  - FMIN: 10 to 160 MHz .....pulse swallower  
(built-in divide-by-two prescaler)
  - AMIN: 2 to 40 MHz .....pulse swallower  
0.5 to 10 MHz .....direct division
- IF counter
  - IFIN: 0.4 to 12 MHz .....AM/FM IF counter
- Reference frequencies
  - Twelve selectable frequencies  
(4.5 or 7.2 MHz crystal)  
1, 3, 5, 9, 10, 3.125, 6.25, 12.5, 15, 25, 50 and 100 kHz
- Phase comparator
  - Dead-zone control
  - Unlock detection circuit
  - Deadlock clear circuit
- Built-in MOS transistor for forming an active low-pass filter
- I/O ports
  - Dedicated output ports: 2
  - Input or output ports: 2
  - Support clock time base output
- Serial data I/O
  - Support CCB format communication with the system controller.
- Operating ranges
  - Supply voltage.....4.5 to 5.5 V
  - Operating temperature.....-40 to +85°C
- Packages
  - DIP16/MFP16


## Package Dimensions

unit: mm

### 3006B-DIP16




### 3035A-MFP16



- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

# LC72132, 72132M

## Pin Assignment



Top view

A03995

403887

## LC72132, 72132M

### Specifications

**Absolute Maximum Ratings at  $T_a = 25^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$**

| Parameter                   | Symbol        | Pins  | Ratings                | Unit             |
|-----------------------------|---------------|---|------------------------|------------------|
| Supply voltage              | $V_{DD}$ max  | $V_{DD}$  | -0.3 to +7.0           | V                |
| Maximum input voltage       | $V_{IN1}$ max | CE, CL, DI  | -0.3 to +7.0           | V                |
|                             | $V_{IN2}$ max | XIN, FMIN, AMIN, IFIN   | -0.3 to $V_{DD} + 0.3$ | V                |
|                             | $V_{IN3}$ max | IO1, IO2  | -0.3 to +15            | V                |
|                             | $V_{O1}$ max  | DO  | -0.3 to +7.0           | V                |
| Maximum output voltage      | $V_{O2}$ max  | XOUT, PD  | -0.3 to $V_{DD} + 0.3$ | V                |
|                             | $V_{O3}$ max  | BO1, BO2, IO1, IO2  | -0.3 to +15            | V                |
| Maximum output current      | $I_{O1}$ max  | BO1   | 0 to +3.0              | mA               |
|                             | $I_{O2}$ max  | DO  | 0 to +6.0              | mA               |
|                             | $I_{O3}$ max  | BO2, IO1, IO2   | 0 to +10.0             | mA               |
| Allowable power dissipation | $P_d$ max     | $T_a \leq 85^\circ\text{C}$ [LC72132] DIP16<br>$T_a \leq 85^\circ\text{C}$ [LC72132M] MFP16 | 300<br>140             | mW               |
| Operating temperature       | $T_{opr}$     |   | -40 to +85             | $^\circ\text{C}$ |
| Storage temperature         | $T_{stg}$     |   | -55 to +125            | $^\circ\text{C}$ |

**Allowable Operating Ranges at  $T_a = -40$  to  $+85^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$**

| Parameter                | Symbol      | Pins                 | Conditions                    | min          | typ | max          | Unit  |
|--------------------------|-------------|----------------------|-------------------------------|--------------|-----|--------------|-------|
| Supply voltage           | $V_{DD}$    | $V_{DD}$             |                               | 4.5          |     | 5.5          | V     |
| Input high-level voltage | $V_{IH1}$   | CE, CL, DI           |                               | $0.7 V_{DD}$ |     | 6.5          | V     |
|                          | $V_{IH2}$   | IO1, IO2             |                               | $0.7 V_{DD}$ |     | 13           | V     |
| Input low-level voltage  | $V_{IL}$    | CE, CL, DI, IO1, IO2 |                               | 0            |     | $0.3 V_{DD}$ | V     |
| Output voltage           | $V_{O1}$    | DO                   |                               | 0            |     | 6.5          | V     |
|                          | $V_{O2}$    | BO1, BO2, IO1, IO2   |                               | 0            |     | 13           | V     |
| Input frequency          | $f_{IN1}$   | XIN                  | $V_{IN1}$                     | 1            |     | 8            | MHz   |
|                          | $f_{IN2}$   | FMIN                 | $V_{IN2}$                     | 10           |     | 160          | MHz   |
|                          | $f_{IN3}$   | AMIN                 | $V_{IN3}$ , SNS = 1           | 2            |     | 40           | MHz   |
|                          | $f_{IN4}$   | AMIN                 | $V_{IN4}$ , SNS = 0           | 0.5          |     | 10           | MHz   |
|                          | $f_{IN5}$   | IFIN                 | $V_{IN5}$                     | 0.4          |     | 12           | MHz   |
| Input amplitude          | $V_{IN1}$   | XIN                  | $f_{IN1}$                     | 400          |     | 1500         | mVrms |
|                          | $V_{IN2-1}$ | FMIN                 | $f = 10$ to $130\text{ MHz}$  | 40           |     | 1500         | mVrms |
|                          | $V_{IN2-2}$ | FMIN                 | $f = 130$ to $160\text{ MHz}$ | 70           |     | 1500         | mVrms |
|                          | $V_{IN3}$   | AMIN                 | $f_{IN3}$ , SNS = 1           | 40           |     | 1500         | mVrms |
|                          | $V_{IN4}$   | AMIN                 | $f_{IN4}$ , SNS = 0           | 40           |     | 1500         | mVrms |
|                          | $V_{IN5-1}$ | IFIN                 | $f_{IN5}$ , IFS = 1           | 40           |     | 1500         | mVrms |
|                          | $V_{IN5-2}$ | IFIN                 | $f_{IN6}$ , IFS = 0           | 70           |     | 1500         | mVrms |
| Supported crystals       | Xtal        | XIN, XOUT            | *                             | 4.0          |     | 8.0          | MHz   |


Note: \* Recommended crystal oscillator CI values:  
 $CI \leq 120\ \Omega$  (For a 4.5 MHz crystal)  
 $CI \leq 70\ \Omega$  (For a 7.2 MHz crystal)

<Sample Oscillator Circuit>

Crystal oscillator: HC-49/U (manufactured by Kinseki, Ltd.),  $CL = 12\text{ pF}$

$C1 = C2 = 15\text{ pF}$

The circuit constants for the crystal oscillator circuit depend on the crystal used, the printed circuit board pattern, and other items. Therefore we recommend consulting with the manufacturer of the crystal for evaluation and reliability.










LC72132, 72132M

Electrical Characteristics for the Allowable Operating Ranges at Ta = -40 to +85°C, V<sub>SS</sub> = 0 V

| Parameter                                  | Symbol            | Pins  | Conditions   | min                   | typ                 | max | Unit |
|--|-------------------|---|--|-----------------------|---------------------|-----|------|
| Built-in feedback resistance               | Rf1               | XIN   |  |                       | 1.0                 |     | MΩ   |
|  | Rf2               | FMIN  |  |                       | 500                 |     | kΩ   |
|  | Rf3               | AMIN  |  |                       | 500                 |     | kΩ   |
|  | Rf4               | IFIN  |  |                       | 250                 |     | kΩ   |
| Built-in pull-down resistor                | Rpd1              | FMIN  |  |                       | 200                 |     | kΩ   |
|  | Rpd2              | AMIN  |  |                       | 200                 |     | kΩ   |
| Hysteresis                                 | V <sub>HIS</sub>  | CE, CL, DI, $\overline{\text{IO1}}$ , $\overline{\text{IO2}}$   |  |                       | 0.1 V <sub>DD</sub> |     | V    |
| Output high level voltage                  | V <sub>OH1</sub>  | PD  | I <sub>O</sub> = -1 mA   | V <sub>DD</sub> - 1.0 |                     |     | V    |
| Output low level voltage                   | V <sub>OL1</sub>  | PD  | I <sub>O</sub> = 1 mA  |                       |                     | 1.0 | V    |
|  | V <sub>OL2</sub>  | $\overline{\text{BO1}}$   | I <sub>O</sub> = 0.5 mA  |                       |                     | 0.5 | V    |
|  |                   |   | I <sub>O</sub> = 1 mA  |                       |                     | 1.0 | V    |
|  | V <sub>OL3</sub>  | DO  | I <sub>O</sub> = 1 mA  |                       |                     | 0.2 | V    |
|  |                   |   | I <sub>O</sub> = 5 mA  |                       |                     | 1.0 | V    |
|  | V <sub>OL4</sub>  | $\overline{\text{BO2}}$ , $\overline{\text{IO1}}$ , $\overline{\text{IO2}}$                           | I <sub>O</sub> = 1 mA  |                       |                     | 0.2 | V    |
|  |                   |   | I <sub>O</sub> = 5 mA  |                       |                     | 1.0 | V    |
|  |                   |   | I <sub>O</sub> = 8 mA  |                       |                     | 1.6 | V    |
| Input high level current                   | I <sub>IH1</sub>  | CE, CL, DI  | V <sub>I</sub> = 6.5 V   |                       |                     | 5.0 | μA   |
|  | I <sub>IH2</sub>  | $\overline{\text{IO1}}$ , $\overline{\text{IO2}}$   | V <sub>I</sub> = 13 V  |                       |                     | 5.0 | μA   |
|  | I <sub>IH3</sub>  | XIN   | V <sub>I</sub> = V <sub>DD</sub>   | 2.0                   |                     | 11  | μA   |
|  | I <sub>IH4</sub>  | FMIN, AMIN  | V <sub>I</sub> = V <sub>DD</sub>   | 4.0                   |                     | 22  | μA   |
|  | I <sub>IH5</sub>  | IFIN  | V <sub>I</sub> = V <sub>DD</sub>   | 8.0                   |                     | 44  | μA   |
| Input low level current                    | I <sub>IL1</sub>  | CE, CL, DI  | V <sub>I</sub> = 0 V   |                       |                     | 5.0 | μA   |
|  | I <sub>IL2</sub>  | $\overline{\text{IO1}}$ , $\overline{\text{IO2}}$   | V <sub>I</sub> = 0 V   |                       |                     | 5.0 | μA   |
|  | I <sub>IL3</sub>  | XIN   | V <sub>I</sub> = 0 V   | 2.0                   |                     | 11  | μA   |
|  | I <sub>IL4</sub>  | FMIN, AMIN  | V <sub>I</sub> = 0 V   | 4.0                   |                     | 22  | μA   |
|  | I <sub>IL5</sub>  | IFIN  | V <sub>I</sub> = 0 V   | 8.0                   |                     | 44  | μA   |
| Output off leakage current                 | I <sub>OFF1</sub> | $\overline{\text{BO1}}$ , $\overline{\text{BO2}}$ , $\overline{\text{IO1}}$ , $\overline{\text{IO2}}$ | V <sub>O</sub> = 13 V  |                       |                     | 5.0 | μA   |
|  | I <sub>OFF2</sub> | DO  | V <sub>O</sub> = 6.5 V   |                       |                     | 5.0 | μA   |
| High level three-state off leakage current | I <sub>OFFH</sub> | PD  | V <sub>O</sub> = V <sub>DD</sub>   |                       | 0.01                | 200 | nA   |
| Low level three-state off leakage current  | I <sub>OFFL</sub> | PD  | V <sub>O</sub> = 0 V   |                       | 0.01                | 200 | nA   |
| Input capacitance                          | C <sub>IN</sub>   | FMIN  |  |                       | 6                   |     | pF   |
| Current drain                              | I <sub>DD1</sub>  | V <sub>DD</sub>   | Xtal = 7.2 MHz,<br>f <sub>IN2</sub> = 130 MHz,<br>V <sub>IN2</sub> = 40 mVrms        |                       | 5                   | 10  | mA   |
|  | I <sub>DD2</sub>  | V <sub>DD</sub>   | PLL block stopped<br>(PLL INHIBIT),<br>Xtal oscillator operating<br>(Xtal = 7.2 MHz) |                       | 0.5                 |     | mA   |
|  | I <sub>DD3</sub>  | V <sub>DD</sub>   | PLL block stopped<br>Xtal oscillator stopped   |                       |                     | 10  | μA   |

# LC72132, 72132M





## Pin Functions

| Symbol          | Pin No.<br>(MFP pin Nos. are<br>in parentheses.) | Type                             | Functions   | Circuit configuration   |
|-----------------|--|----------------------------------|---|---|
| XIN<br>XOUT     | 1<br>16  | Xtal OSC                         | <ul style="list-style-type: none"> <li>Crystal resonator connection (4.5/7.2 MHz)</li> </ul>  | <br>A02598   |
| FMIN            | 12   | Local oscillator<br>signal input | <ul style="list-style-type: none"> <li>FMIN is selected when the serial data input DVS bit is set to 1.</li> <li>The input frequency range is from 10 to 160 MHz.</li> <li>The input signal passes through the internal divide-by-two prescaler and is input to the swallow counter.</li> <li>The divisor can be in the range 272 to 65535. However, since the signal has passed through the divide-by-two prescaler, the actual divisor is twice the set value.</li> </ul>   | <br>A02599   |
| AMIN            | 11   | Local oscillator<br>signal input | <ul style="list-style-type: none"> <li>AMIN is selected when the serial data input DVS bit is set to 0.</li> <li>When the serial data input SNS bit is set to 1:               <ul style="list-style-type: none"> <li>The input frequency range is 2 to 40 MHz.</li> <li>The signal is directly input to the swallow counter.</li> <li>The divisor can be in the range 272 to 65535, and the divisor used will be the value set.</li> </ul> </li> <li>When the serial data input SNS bit is set to 0:               <ul style="list-style-type: none"> <li>The input frequency range is 0.5 to 10 MHz.</li> <li>The signal is directly input to a 12-bit programmable divider.</li> <li>The divisor can be in the range 4 to 4095, and the divisor used will be the value set.</li> </ul> </li> </ul> | <br>A02599  |
| CE              | 2  | Chip enable                      | Set this pin high when inputting (DI) or outputting (DO) serial data.   | <br>A02600 |
| CL              | 4  | Clock                            | <ul style="list-style-type: none"> <li>Used as the synchronization clock when inputting (DI) or outputting (DO) serial data.</li> </ul>   | <br>A02600 |
| DI              | 3  | Data input                       | <ul style="list-style-type: none"> <li>Inputs serial data transferred from the controller to the LC72132.</li> </ul>  | <br>A02600 |
| DO              | 5  | Data output                      | <ul style="list-style-type: none"> <li>Outputs serial data transferred from the LC72132 to the controller.</li> <li>The content of the output data is determined by the serial data DOC0 to DOC2.</li> </ul>  | <br>A02601 |
| V <sub>DD</sub> | 13   | Power supply                     | <ul style="list-style-type: none"> <li>The LC72132 power supply pin. (V<sub>DD</sub> = 4.5 to 5.5 V)</li> <li>The power-on reset circuit operates when power is first applied.</li> </ul>   |   |

Continued on next page.

# LC72132, 72132M

Continued from preceding page.


| Symbol                         | Pin No.<br>(MFP pin Nos. are<br>in parentheses.) | Type               | Functions  | Circuit configuration   |
|--------------------------------|--|--------------------|--|---|
| V <sub>SS</sub>                | 15   | Ground             | <ul style="list-style-type: none"> <li>The LC72132 ground</li> </ul>   | —   |
| $\overline{\text{BO1}}$<br>BO2 | 6<br>7   | Output port        | <ul style="list-style-type: none"> <li>Dedicated output pins</li> <li>The output states are determined by BO1, BO2 bits in the serial data.<br/>Data: 0 = open, 1 = low</li> <li>A time base signal (8 Hz) can be output from the <math>\overline{\text{BO1}}</math> pin. (When the serial data TBC bit is set to 1.)</li> <li>Care is required when using the <math>\overline{\text{BO1}}</math> pin, since it has a higher on impedance than the other output port (BO2).</li> <li>All output ports are set to the open state following a power-on reset.</li> </ul>   |  <p>A02501</p>   |
| $\overline{\text{IO1}}$<br>IO2 | 8<br>10  | I/O port           | <ul style="list-style-type: none"> <li>I/O dual-use pins</li> <li>The direction (input or output) is determined by bits IOC1 and IOC2 in the serial data.<br/>Data: 0 = input port, 1 = output port</li> <li>When specified for use as input ports:<br/>The state of the input pin is transmitted to the controller over the DO pin.<br/>Input state: low = 0 data value<br/>                  high = 1 data value</li> <li>When specified for use as output ports:<br/>The output states are determined by the IO1 and IO2 bits in the serial data.<br/>Data: 0 = open, 1 = low</li> <li>These pins function as input pins following a power on reset.</li> </ul> |  <p>A02502</p>  |
| PD                             | 14   | Charge pump output | <ul style="list-style-type: none"> <li>PLL charge pump output</li> <li>When the frequency generated by dividing the local oscillator frequency by N is higher than the reference frequency, a high level is output from the PD pin. Similarly, when that frequency is lower, a low level is output. The PD pin goes to the high impedance state when the frequencies match.</li> </ul>   |  <p>A02503</p> |
| IFIN                           | 9  | IF counter         | <ul style="list-style-type: none"> <li>Accepts an input in the frequency range 0.4 to 12 MHz.</li> <li>The input signal is directly transmitted to the IF counter.</li> <li>The result is output starting the MSB of the IF counter using the DO pin.</li> <li>Four measurement periods are supported: 4, 8, 32, and 64 ms.</li> </ul>   |  <p>A02509</p> |

## LC72132, 72132M

### Serial Data I/O Methods

The LC72132 inputs and outputs data using the Sanyo CCB (computer control bus) audio LSI serial bus format. This LSI adopts an 8-bit address format CCB.


|   | I/O mode | Address |    |    |    |    |    |    |    | Function  |
|---|----------|---------|----|----|----|----|----|----|----|---|
|   |          | B0      | B1 | B2 | B3 | A0 | A1 | A2 | A3 |   |
| 1 | IN1 (82) | 0       | 0  | 0  | 1  | 0  | 1  | 0  | 0  | <ul style="list-style-type: none"> <li>Control data input mode (serial data input)</li> <li>24 data bits are input.</li> <li>See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data.</li> </ul>                                      |
| 2 | IN2 (92) | 1       | 0  | 0  | 1  | 0  | 1  | 0  | 0  | <ul style="list-style-type: none"> <li>Control data input mode (serial data input)</li> <li>24 data bits are input.</li> <li>See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data.</li> </ul>                                      |
| 3 | OUT (A2) | 0       | 1  | 0  | 1  | 0  | 1  | 0  | 0  | <ul style="list-style-type: none"> <li>Data output mode (serial data output)</li> <li>The number of bits output is equal to the number of clock cycles.</li> <li>See the "DO Output Data (Serial Data Output) Structure" item for details on the meaning of the output data.</li> </ul> |






1. DI Control Data (Serial Data Input) Structure

- IN1 Mode



- IN2 Mode



## 2. DI Control Data Functions

| No. | Control block/data                                     | Functions   | Related data          |                                |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
|-----|--|---|-----------------------|--------------------------------|-----------------------|---------------------|---------------------------|---|---|--------|--------------|--------------------------------|---|--------|----|--------------|--------------------------|--------|---|----|-----------|--------------------------|-----|-----|-----------|-----------------------|----|---|------|---------------|---|------|------|-------------|---|---|------|---------------|---|---|---|-------|---|---|---|---|-------|---|---|---|---|----|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|----|---|---|---|---|-----------------------------|---|---|---|---|-------------|--|
| (1) | Programmable divider data<br>P0 to P15<br><br>DVS, SNS | <ul style="list-style-type: none"><li>Data that sets the programmable divider.<br/>A binary value in which P15 is the MSB. The LSB changes depending on DVS and SNS. (*: don't care)</li></ul> <table><tr><th>DVS</th><th>SNS</th><th>LSB</th><th>Divisor setting (N)</th><th>Actual divisor</th></tr><tr><td>1</td><td>*</td><td>P0</td><td>272 to 65535</td><td>Twice the value of the setting</td></tr><tr><td>0</td><td>1</td><td>P0</td><td>272 to 65535</td><td>The value of the setting</td></tr><tr><td>0</td><td>0</td><td>P4</td><td>4 to 4095</td><td>The value of the setting</td></tr></table> <p>Note: P0 to P3 are ignored when P4 is the LSB.</p> <ul style="list-style-type: none"><li>Selects the signal input pin (AMIN or FMIN) for the programmable divider, switches the input frequency range. (*: don't care)</li></ul> <table><tr><th>DVS</th><th>SNS</th><th>Input pin</th><th>Input frequency range</th></tr><tr><td>1</td><td>*</td><td>FMIN</td><td>10 to 160 MHz</td></tr><tr><td>0</td><td>1</td><td>AMIN</td><td>2 to 40 MHz</td></tr><tr><td>0</td><td>0</td><td>AMIN</td><td>0.5 to 10 MHz</td></tr></table> <p>Note: See the "Programmable Divider" item for more information.</p>   | DVS                   | SNS                            | LSB                   | Divisor setting (N) | Actual divisor            | 1 | * | P0     | 272 to 65535 | Twice the value of the setting | 0 | 1      | P0 | 272 to 65535 | The value of the setting | 0      | 0 | P4 | 4 to 4095 | The value of the setting | DVS | SNS | Input pin | Input frequency range | 1  | * | FMIN | 10 to 160 MHz | 0 | 1    | AMIN | 2 to 40 MHz | 0 | 0 | AMIN | 0.5 to 10 MHz |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| DVS | SNS  | LSB   | Divisor setting (N)   | Actual divisor                 |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 1   | *  | P0  | 272 to 65535          | Twice the value of the setting |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 1  | P0  | 272 to 65535          | The value of the setting       |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 0  | P4  | 4 to 4095             | The value of the setting       |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| DVS | SNS  | Input pin   | Input frequency range |                                |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 1   | *  | FMIN  | 10 to 160 MHz         |                                |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 1  | AMIN  | 2 to 40 MHz           |                                |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 0  | AMIN  | 0.5 to 10 MHz         |                                |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| (2) | Reference divider data<br>R0 to R3<br><br>XS           | <ul style="list-style-type: none"><li>Reference frequency (fref) selection data.</li></ul> <table><tr><th>R3</th><th>R2</th><th>R1</th><th>R0</th><th>Reference frequency (kHz)</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>100</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>50</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>25</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>25</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>12.5</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>6.25</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>3.125</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>3.125</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>10</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>9</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>5</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>3</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>15</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td>PLL INHIBIT + Xtal OSC STOP</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>PLL INHIBIT</td></tr></table> <p>Note: PLL INHIBIT<br/>The programmable divider block and the IF counter block are stopped, the FMIN, AMIN, and IFIN pins are set to the pull-down state (ground), and the charge pump goes to the high impedance state.</p> <ul style="list-style-type: none"><li>Crystal resonator selection<br/>XS = 0: 4.5 MHz<br/>XS = 1: 7.2 MHz<br/>The 7.2 MHz frequency is selected after the power-on reset.</li></ul> | R3                    | R2                             | R1                    | R0                  | Reference frequency (kHz) | 0 | 0 | 0      | 0            | 100                            | 0 | 0      | 0  | 1            | 50                       | 0      | 0 | 1  | 0         | 25                       | 0   | 0   | 1         | 1                     | 25 | 0 | 1    | 0             | 0 | 12.5 | 0    | 1           | 0 | 1 | 6.25 | 0             | 1 | 1 | 0 | 3.125 | 0 | 1 | 1 | 1 | 3.125 | 1 | 0 | 0 | 0 | 10 | 1 | 0 | 0 | 1 | 9 | 1 | 0 | 1 | 0 | 5 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 3 | 1 | 1 | 0 | 1 | 15 | 1 | 1 | 1 | 0 | PLL INHIBIT + Xtal OSC STOP | 1 | 1 | 1 | 1 | PLL INHIBIT |  |
| R3  | R2   | R1  | R0                    | Reference frequency (kHz)      |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 0  | 0   | 0                     | 100                            |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 0  | 0   | 1                     | 50                             |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 0  | 1   | 0                     | 25                             |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 0  | 1   | 1                     | 25                             |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 1  | 0   | 0                     | 12.5                           |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 1  | 0   | 1                     | 6.25                           |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 1  | 1   | 0                     | 3.125                          |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 1  | 1   | 1                     | 3.125                          |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 1   | 0  | 0   | 0                     | 10                             |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 1   | 0  | 0   | 1                     | 9                              |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 1   | 0  | 1   | 0                     | 5                              |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 1   | 0  | 1   | 1                     | 1                              |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 1   | 1  | 0   | 0                     | 3                              |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 1   | 1  | 0   | 1                     | 15                             |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 1   | 1  | 1   | 0                     | PLL INHIBIT + Xtal OSC STOP    |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 1   | 1  | 1   | 1                     | PLL INHIBIT                    |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| (3) | IF counter control data<br>CTE<br><br>GT0, GT1         | <ul style="list-style-type: none"><li>IF counter measurement start data<br/>CTE = 1: Counter start<br/>CTE = 0: Counter reset</li><li>Determines the IF counter measurement period.</li></ul> <table><tr><th>GT1</th><th>GT0</th><th>Measurement time (ms)</th><th>Wait time (ms)</th></tr><tr><td>0</td><td>0</td><td>4</td><td>3 to 4</td></tr><tr><td>0</td><td>1</td><td>8</td><td>3 to 4</td></tr><tr><td>1</td><td>0</td><td>32</td><td>7 to 8</td></tr><tr><td>1</td><td>1</td><td>64</td><td>7 to 8</td></tr></table> <p>Note: See the "IF Counter" item for more information.</p>  | GT1                   | GT0                            | Measurement time (ms) | Wait time (ms)      | 0                         | 0 | 4 | 3 to 4 | 0            | 1                              | 8 | 3 to 4 | 1  | 0            | 32                       | 7 to 8 | 1 | 1  | 64        | 7 to 8                   | IFS |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| GT1 | GT0  | Measurement time (ms)   | Wait time (ms)        |                                |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 0  | 4   | 3 to 4                |                                |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 0   | 1  | 8   | 3 to 4                |                                |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 1   | 0  | 32  | 7 to 8                |                                |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| 1   | 1  | 64  | 7 to 8                |                                |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| (4) | I/O port specification data<br>IOC1, IOC2              | <ul style="list-style-type: none"><li>Specifies the I/O direction for the bidirectional pins <math>\overline{IO1}</math> and <math>\overline{IO2}</math>.<br/>Data: 0 = input mode, 1 = output mode</li></ul>   |                       |                                |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |
| (5) | Output port data<br>BO1, BO2, IO1, IO2                 | <ul style="list-style-type: none"><li>Data that determines the output from the BO1, BO2, <math>\overline{IO1}</math> and <math>\overline{IO2}</math> output ports<br/>Data: 0 = open, 1 = low</li><li>The data = 0 (open) state is selected after the power-on reset.</li></ul>   | IOC1<br>IOC2          |                                |                       |                     |                           |   |   |        |              |                                |   |        |    |              |                          |        |   |    |           |                          |     |     |           |                       |    |   |      |               |   |      |      |             |   |   |      |               |   |   |   |       |   |   |   |   |       |   |   |   |   |    |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |   |    |   |   |   |   |                             |   |   |   |   |             |  |

Continued on next page.

# LC72132, 72132M

Continued from preceding page.

| No.  | Control block/data                        | Functions  | Related data                          |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
|------|---|--|---------------------------------------|--------------------|--------------------------|------------------|---|------------|---------|------|-----|---|---|---------------------------------------|---|---|------------------|-----------------------------------|---|---|------------|-----------------------------------|------------------------|---|---|------|---|---|---|----------------------------------|---|---|---|----------------------------------|---|---|---|------|---------------------------------|
| (6)  | DO pin control data<br>DOC0, DOC1, DOC2   | <p>• Data that determines the DO pin output</p> <table><tr><th>DOC2</th><th>DOC1</th><th>DOC0</th><th>DO pin state</th></tr><tr><td>0</td><td>0</td><td>0</td><td>Open</td></tr><tr><td>0</td><td>0</td><td>1</td><td>Low when the unlock state is detected</td></tr><tr><td>0</td><td>1</td><td>0</td><td>end-UC*1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>Open</td></tr><tr><td>1</td><td>0</td><td>0</td><td>Open</td></tr><tr><td>1</td><td>0</td><td>1</td><td>The <math>\overline{IO1}</math> pin state*2</td></tr><tr><td>1</td><td>1</td><td>0</td><td>The <math>\overline{IO2}</math> pin state*2</td></tr><tr><td>1</td><td>1</td><td>1</td><td>Open</td></tr></table> <p>The open state is selected after the power-on reset.</p> <p>Note: 1. end-UC: Check for IF counter measurement completion</p> <p style="text-align: right;">A02608</p> <p>① When end-UC is set and the IF counter is started (i.e., when CTE is changed from zero to one), the DO pin automatically goes to the open state.</p> <p>② When the IF counter measurement completes, the DO pin goes low to indicate the measurement completion state.</p> <p>③ Depending on serial data I/O (CE: high) the DO pin goes to the open state.</p> <p>2. Goes to the open state if the I/O pin is specified to be an output port.</p> <p>Caution: The state of the DO pin during a data input period (an IN1 or IN2 mode period with CE high) will be open, regardless of the state of the DO control data (DOC0 to DOC2). Also, the DO pin during a data output period (an OUT mode period with CE high) will output the contents of the internal DO serial data in synchronization with the CL pin signal, regardless of the state of the DO control data (DOC0 to DOC2).</p> | DOC2                                  | DOC1               | DOC0                     | DO pin state     | 0 | 0          | 0       | Open | 0   | 0 | 1 | Low when the unlock state is detected | 0 | 1 | 0                | end-UC*1                          | 0 | 1 | 1          | Open                              | 1                      | 0 | 0 | Open | 1 | 0 | 1 | The $\overline{IO1}$ pin state*2 | 1 | 1 | 0 | The $\overline{IO2}$ pin state*2 | 1 | 1 | 1 | Open | UL0, UL1,<br>CTE,<br>IOC1, IOC2 |
| DOC2 | DOC1                                      | DOC0   | DO pin state                          |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 0    | 0   | 0  | Open                                  |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 0    | 0   | 1  | Low when the unlock state is detected |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 0    | 1   | 0  | end-UC*1                              |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 0    | 1   | 1  | Open                                  |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 1    | 0   | 0  | Open                                  |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 1    | 0   | 1  | The $\overline{IO1}$ pin state*2      |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 1    | 1   | 0  | The $\overline{IO2}$ pin state*2      |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 1    | 1   | 1  | Open                                  |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| (7)  | Unlock detection data<br>UL0, UL1         | <p>• Selects the phase error (<math>\phi E</math>) detection width for checking PLL lock.<br/>A phase error in excess of the specified detection width is seen as an unlocked state.</p> <table><tr><th>UL1</th><th>UL0</th><th><math>\phi E</math> detection width</th><th>Detector output</th></tr><tr><td>0</td><td>0</td><td>Stopped</td><td>Open</td></tr><tr><td>0</td><td>1</td><td>0</td><td><math>\phi E</math> is output directly</td></tr><tr><td>1</td><td>0</td><td><math>\pm 0.55 \mu s</math></td><td><math>\phi E</math> is extended by 1 to 2 ms</td></tr><tr><td>1</td><td>1</td><td><math>\pm 1.11</math></td><td><math>\phi E</math> is extended by 1 to 2 ms</td></tr></table> <p>Note: In the unlocked state the DO pin goes low and the UL bit in the serial data becomes zero.</p>   | UL1                                   | UL0                | $\phi E$ detection width | Detector output  | 0 | 0          | Stopped | Open | 0   | 1 | 0 | $\phi E$ is output directly           | 1 | 0 | $\pm 0.55 \mu s$ | $\phi E$ is extended by 1 to 2 ms | 1 | 1 | $\pm 1.11$ | $\phi E$ is extended by 1 to 2 ms | DOC0,<br>DOC1,<br>DOC2 |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| UL1  | UL0                                       | $\phi E$ detection width   | Detector output                       |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 0    | 0   | Stopped  | Open                                  |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 0    | 1   | 0  | $\phi E$ is output directly           |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 1    | 0   | $\pm 0.55 \mu s$   | $\phi E$ is extended by 1 to 2 ms     |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 1    | 1   | $\pm 1.11$   | $\phi E$ is extended by 1 to 2 ms     |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| (8)  | Phase comparator control data<br>DZ0, DZ1 | <p>• Controls the phase comparator dead zone.</p> <table><tr><th>DZ1</th><th>DZ0</th><th>Dead zone mode</th></tr><tr><td>0</td><td>0</td><td>DZA</td></tr><tr><td>0</td><td>1</td><td>DZB</td></tr><tr><td>1</td><td>0</td><td>DZC</td></tr><tr><td>1</td><td>1</td><td>DZD</td></tr></table> <p>Dead zone widths: DZA &lt; DZB &lt; DZC &lt; DZD</p>  | DZ1                                   | DZ0                | Dead zone mode           | 0                | 0 | DZA        | 0       | 1    | DZB | 1 | 0 | DZC                                   | 1 | 1 | DZD              |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| DZ1  | DZ0                                       | Dead zone mode   |                                       |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 0    | 0   | DZA  |                                       |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 0    | 1   | DZB  |                                       |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 1    | 0   | DZC  |                                       |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 1    | 1   | DZD  |                                       |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| (9)  | Clock time base<br>TBC                    | Setting TBC to one causes an 8 Hz, 40% duty clock time base signal to be output from the $\overline{BO1}$ pin. (BO1 data is invalid in this mode.)   | BO1                                   |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| (10) | Charge pump control data<br>DLC           | <p>• Forcibly controls the charge pump output.</p> <table><tr><th>DLC</th><th>Charge pump output</th></tr><tr><td>0</td><td>Normal operation</td></tr><tr><td>1</td><td>Forced low</td></tr></table> <p>Note: If deadlock occurs due to the VCO control voltage (<math>V_{tune}</math>) going to zero and the VCO oscillator stopping, deadlock can be cleared by forcing the charge pump output to low and setting <math>V_{tune}</math> to <math>V_{CC}</math>. (This is the deadlock clearing circuit.)</p>   | DLC                                   | Charge pump output | 0                        | Normal operation | 1 | Forced low |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| DLC  | Charge pump output                        |  |                                       |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 0    | Normal operation                          |  |                                       |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |
| 1    | Forced low                                |  |                                       |                    |                          |                  |   |            |         |      |     |   |   |                                       |   |   |                  |                                   |   |   |            |                                   |                        |   |   |      |   |   |   |                                  |   |   |   |                                  |   |   |   |      |                                 |

Continued on next page.


## LC72132, 72132M

Continued from preceding page.

| No.  | Control block/data             | Functions   | Related data |
|------|--------------------------------|---|--------------|
| (11) | IF counter control data<br>IFS | <ul style="list-style-type: none"> <li>Note that if this value is set to zero the system enters input sensitivity degradation mode, and the sensitivity is reduced to 10 to 30 mV rms.</li> <li>* See the "IF Counter Operation" item for details.</li> </ul> |              |
| (12) | LSI test data<br>TEST 0 to 3   | <ul style="list-style-type: none"> <li>LSI test data<br/>TEST0<br/>TEST1<br/>TEST2</li> <li>These values must all be set to 0.</li> <li>These test data are set to 0 automatically after the power-on reset.</li> </ul>                                       |              |
| (13) | DNC                            | Don't care. This data must be set to 0.   |              |

### 3. DO Output Data (Serial Data Output)

- OUT Mode




### 4. DO Output Data

| No. | Control block/data                  | Functions   | Related data        |
|-----|-------------------------------------|---|---------------------|
| (1) | I/O port data<br>I2, I1             | <ul style="list-style-type: none"> <li>Latched from the pin states of the <math>\overline{IO1}</math> and <math>\overline{IO2}</math> I/O ports.</li> <li>(These values follow the pin states regardless of the input or output setting.)</li> <li>I1 <math>\leftarrow \overline{IO1}</math> pin state } High: 1</li> <li>I2 <math>\leftarrow \overline{IO2}</math> pin state } Low: 0</li> </ul> | IOC1,<br>IOC2       |
| (2) | PLL unlock data<br>UL               | <ul style="list-style-type: none"> <li>Latched from the state of the unlock detection circuit.</li> <li>UL <math>\leftarrow</math> 0: Unlocked</li> <li>UL <math>\leftarrow</math> 1: Locked or detection stopped mode</li> </ul>   | UL0,<br>UL1         |
| (3) | IF counter binary data<br>C19 to C0 | <ul style="list-style-type: none"> <li>Latched from the value of the IF counter (20-bit binary counter).</li> <li>C19 <math>\leftarrow</math> MSB of the binary counter</li> <li>C0 <math>\leftarrow</math> LSB of the binary counter</li> </ul>  | CTE,<br>GT0,<br>GT1 |

# LC72132, 72132M


## 5. Serial Data Input (IN1/IN2) $t_{SU}, t_{HD}, t_{EL}, t_{ES}, t_{EH} \geq 0.75 \mu s, t_{LC} \leq 0.75 \mu s$

① CL: Normal high



A02B10


② CL: Normal low



A02B11


## 6. Serial Data Output (OUT) $t_{SU}, t_{HD}, t_{EL}, t_{ES}, t_{EH} \geq 0.75 \mu s, t_{DC}, t_{DH} \leq 0.35 \mu s$

① CL: Normal high



A02B12

② CL: Normal low




A02B13


Note: Since the DO pin is an n-channel open-drain circuit, the time for the data to change ( $t_{DC}$  and  $t_{DH}$ ) will differ depending on the value of the pull-up resistor and printed circuit board capacitance.

## LC72132, 72132M

### 7. Serial Data Timing



When stopped with CL low



When stopped with CL high


| Parameter              | Symbol   | Pins   | Conditions   | min  | typ | max  | Unit    |
|------------------------|----------|--------|--|------|-----|------|---------|
| Data setup time        | $t_{SU}$ | DI, CL |  | 0.75 |     |      | $\mu s$ |
| Data hold time         | $t_{HD}$ | DI, CL |  | 0.75 |     |      | $\mu s$ |
| Clock low-level time   | $t_{CL}$ | CL     |  | 0.75 |     |      | $\mu s$ |
| Clock high-level time  | $t_{CH}$ | CL     |  | 0.75 |     |      | $\mu s$ |
| CE wait time           | $t_{EL}$ | CE, CL |  | 0.75 |     |      | $\mu s$ |
| CE setup time          | $t_{ES}$ | CE, CL |  | 0.75 |     |      | $\mu s$ |
| CE hold time           | $t_{EH}$ | CE, CL |  | 0.75 |     |      | $\mu s$ |
| Data latch change time | $t_{LC}$ |        |  |      |     | 0.75 | $\mu s$ |
| Data output time       | $t_{DC}$ | DO, CL | Differs depending on the value of the pull-up resistor and the printed circuit board capacitances. |      |     | 0.35 | $\mu s$ |
|                        | $t_{DH}$ | DO, CE |  |      |     |      |         |







## 2. IF Counter Operation



A02623

Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0.

The IF count is started by changing the CTE bit in the serial data from 0 to 1. The serial data is latched by the LC72132 when the CE pin is dropped from high to low. The IF signal must be supplied to the IFIN pin in the period between the point the CE pin goes low and the end of the wait time at the latest. Next, the value of the IF counter at the end of the measurement period must be read out during the period that CTE is 1. This is because the IF counter is reset when CTE is set to 0.

**Note:** When operating the IF counter, the control microprocessor must first check the state of the IF-IC SD (station detect) signal and only after determining that the SD signal is present turn on IF buffer output and execute an IF count operation. Autosearch techniques that use only the IF counter are not recommended, since it is possible for IF buffer leakage output to cause incorrect stops at points where there is no station.

### IFIN minimum input sensitivity standard


| IFS                 | f (MHz)                      |                  |                              |
|---------------------|------------------------------|------------------|------------------------------|
|                     | $0.4 \leq f < 0.5$           | $0.5 \leq f < 8$ | $8 \leq f \leq 12$           |
| 1: Normal mode      | 40 mVrms<br>(0.1 to 3 mVrms) | 40 mVrms         | 40 mVrms<br>(1 to 10 mVrms)  |
| 0: Degradation mode | 70 mVrms<br>(10 to 15 mVrms) | 70 mVrms         | 70 mVrms<br>(30 to 40 mVrms) |

**Note:** Value in parentheses are actual performance values presented as reference data.

## Unlock Detection Timing

### 1. Unlock Detection Determination Timing


Unlocked state detection is performed in the reference frequency ( $f_{ref}$ ) period (interval). Therefore, in principle, unlock determination requires a time longer than the period of the reference frequency. However, immediately after changing the divisor  $N$  (frequency) unlock detection must be performed after waiting at least two periods of the reference frequency.



A02624

Figure 1 Unlocked State Detection Timing

For example, if  $f_{ref}$  is 1 kHz, i.e., the period is 1 ms, after changing the divisor  $N$ , the system must wait at least 2 ms before checking for the unlocked state.



A02625

Figure 2 Circuit Structure

## 2. Unlock Detection Software





Figure 3

A02626

## 3. Unlocked State Data Output Using Serial Data Output

In the LC72132, once an unlocked state occurs, the unlocked state serial data (UL) will not be reset until a data input (or output) operation is performed. At the data output ① point in Figure 3, although the VCO frequency has stabilized (locked), since no data output has been performed since the divisor N was changed the unlocked state data remains in the unlocked state. As a result, even though the frequency has stabilized (locked), the system remains (from the standpoint of the data) in the unlocked state.

Therefore, the unlocked state data acquired at data output ①, which occurs immediately after the divisor N was changed, should be treated as a dummy data output and ignored. The second data output (data output ②) and following outputs are valid data.



Locked State Determination Flowchart


## 4. Directly Outputting Unlocked State Data from the DO Pin (Set by the DO pin control data)

Since the locking state (high = locked, low = unlocked) is output directly from the DO pin, the dummy data processing described in section 3 above is not required. After changing the divisor N, the locking state can be checked after waiting at least two reference frequency periods.

## Clock Time Base Usage Notes

The pull-up resistor used on the clock time base output pin ( $\overline{BO1}$ ) should be at least 100 k $\Omega$ . Also, to prevent chattering we recommend using a Schmitt input at the controller (microprocessor) that receives this signal.

This is to prevent degrading the VCO C/N characteristics when a loop filter is formed using the built-in low-pass filter transistor. Since the clock time base output pin and the low-pass filter have a common ground internal to the IC, it is necessary to minimize the time base output pin current fluctuations and to suppress their influence on the low-pass filter.



A03990

## Other Items

### 1. Notes on the Phase Comparator Dead Zone

| DZ1 | DZ0 | Dead-zone mode | Charge pump | Dead zone |
|-----|-----|----------------|-------------|-----------|
| 0   | 0   | DZA            | ON/ON       | - -0 s    |
| 0   | 1   | DZB            | ON/ON       | -0 s      |
| 1   | 0   | DZC            | OFF/OFF     | +0 s      |
| 1   | 1   | DZD            | OFF/OFF     | + +0 s    |

Since correction pulses are output from the charge pump even if the PLL is locked when the charge pump is in the ON/ON state, the loop can easily become unstable. This point requires special care when designing application circuits.

The following problems may occur in the ON/ON state.

- Side band generation due to reference frequency leakage
- Side band generation due to both the correction pulse envelope and low frequency leakage

Schemes in which a dead zone is present (OFF/OFF) have good loop stability, but have the problem that acquiring a high C/N ratio can be difficult. On the other hand, although it is easy to acquire a high C/N ratio with schemes in which there is no dead zone, it is difficult to achieve high loop stability. Therefore, it can be effective to select DZA or DZB, which have no dead zone, in applications which require an FM S/R ratio in excess of 90 to 100 dB, or in which an increased AM stereo pilot margin is desired. On the other hand, we recommend selecting DZC or DZD, which provide a dead zone, for applications which do not require such a high FM signal-to-noise ratio and in which either AM stereo is not used or an adequate AM stereo pilot margin can be achieved.

### Dead Zone

The phase comparator compares  $f_p$  to a reference frequency ( $f_r$ ) as shown in Figure 4. Although the characteristics of this circuit (see Figure 5) are such that the output voltage is proportional to the phase difference  $\phi$  (line A), a region (the dead zone) in which it is not possible to compare small phase differences occurs in actual ICs due to internal circuit delays and other factors (line B). A dead zone as small as possible is desirable for products that must provide a high S/N ratio.

However, since a larger dead zone makes this circuit easier to use, a larger dead zone is appropriate for popularly-priced products. This is because it is possible for RF signals to leak from the mixer to the VCO and modulate the VCO in popularly-priced products in the presence of strong RF inputs. When the dead zone is narrow, the circuit outputs correction pulses and this output can further modulate the VCO and generate beat frequencies with the RF signal.




Figure 4

A02930




Figure 5

A02931

### 2. Notes on the FMIN, AMIN, and IFIN Pins

Coupling capacitors must be placed as close as possible to their respective pin. A capacitance of about 100 pF is desirable. In particular, if a capacitance of 1000 pF or over is used for the IF pin, the time to reach the bias level will increase and incorrect counting may occur due to the relationship with the wait time.

### 3. Notes on IF Counting → SD must be used in conjunction with the IF counting time

When using IF counting, always implement IF counting by having the microprocessor determine the presence of the IF-IC SD (station detect) signal and turn on the IF counter buffer only if the SD signal is present. Schemes in which auto-searches are performed with only IF counting are not recommended, since they can stop at points where there is no signal due to leakage output from the IF counter buffer.

### 4. DO Pin Usage Techniques

In addition to data output mode times, the DO pin can also be used to check for IF counter count completion and for unlock detection output. Also, an input pin state can be output unchanged through the DO pin and input to the controller.

### 5. Power Supply Pins

A capacitor of at least 2000 pF must be inserted between the power supply  $V_{DD}$  and  $V_{SS}$  pins for noise exclusion. This capacitor must be placed as close as possible to the  $V_{DD}$  and  $V_{SS}$  pins.

### Pin States After the Power-ON Reset



This section is susceptible to noise due to its high impedance. Therefore, the pattern lines should be kept as short as possible and this area should be covered with a ground pattern.



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 1995. Specifications and information herein are subject to change without notice.