Ordering number : EN5743

CMOS IC



# LC72137, 72137M

# PLL Frequency Synthesizer for Electronic Tuning



### Overview

The LC72137 and LC72137M are PLL frequency synthesizers for use in radio/cassette players. They allow high-performance AM/FM tuners to be implemented easily.

WWW.DZSC.CO

### **Features**

- High-speed programmable frequency divider
  - FMIN: 10 to 160 MHz.....Pulse swallower (divide-by-two prescaler built in)
  - AMIN: 2 to 40 MHz......Pulse swallower 0.5 to 10 MHz......Direct division
- · IF counter


IFIN: 0.4 to 12 MHz.....For use as an AM/FM IF

- Reference frequency
  - Selectable from one of eight frequencies (crystal oscillator: 75 kHz)
- 1, 3, 5, 3.125, 6.25, 12.5, 15, and 25 kHz
- Phase comparator
  - Supports dead zone control
  - Built-in unlock detection circuit
  - Built-in deadlock clear circuit
- Built-in MOS transistor for forming an active low-pass filter
- I/O ports
  - Dedicated output ports: 4
  - I/O ports: 2
  - Supports clock time base output
- Serial Data I/O
  - Supports CCB format communication with the system controller.
- Operating ranges
  - Supply voltage: 2.5 to 3.6 V
  - Operating temperature:  $-20 \text{ to } +70^{\circ}\text{C}$
- · Packages
  - -DIP22S/MFP20
  - CCB is a trademark of SANYO ELECTRIC CO., LTD.
  - CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

# Package Dimensions


unit: mm

#### 3059-DIP22S



unit: mm

#### 3036B-MFP20



# **Specifications**

# Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0~V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +7.0	V
	V <sub>IN</sub> 1 max	CE, CL, DI, AIN	-0.3 to +7.0	V
Maximum input voltage	V <sub>IN</sub> 2 max	XIN, FMIN, AMIN, IFIN	-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>IN</sub> 3 max	<u>101</u> , <u>102</u>	-0.3 to +15	V
	V <sub>O</sub> 1 max	DO	-0.3 to +7.0	V
Maximum output voltage	V <sub>O</sub> 2 max	XOUT, PD	-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>O</sub> 3 max	BO1 to BO5, BOF, IO1, IO2, AOUT	-0.3 to +15	V
Maximum output current	I <sub>O</sub> max	BO1 to BO4, IO1, IO2, DO, AOUT	0 to 6.0	mA
Allowable nower dissipation	Pd max	Ta ≤ 70°C: LC72136N (DIP22S)	350	mW
Allowable power dissipation	Pulliax	Ta ≤ 70°C: LC72136NM (MFP20)	180	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

# Allowable Operating Ranges at $Ta = -20 \ to \ +70^{\circ}C, \ V_{SS} = 0 \ V$


Parameter	Symbol	Conditions		Ratings		Unit
i didilietei	Gymbol	Conditions	min	typ	max	Offic
Supply voltage	V <sub>DD</sub>	$V_{DD}$	2.5		3.6	V
lanut high lavel veltage	V <sub>IH</sub> 1	CE, CL, DI	0.7 V <sub>DD</sub>		6.5	V
Input high-level voltage	V <sub>IH</sub> 2	<u>101</u> , <u>102</u>	0.7 V <sub>DD</sub>		13	V
Input low-level voltage	V <sub>IL</sub>	CE, CL, DI, $\overline{\text{IO1}}$ , $\overline{\text{IO2}}$	0		0.3 V <sub>DD</sub>	V
Outnut valtage	V <sub>O</sub> 1	DO	0		6.5	V
Output voltage	V <sub>O</sub> 2	BO1 to BO4, IO1, IO2, AOUT	0		13	V
	f <sub>IN</sub> 1	XIN: V <sub>IN</sub> 1		75		kHz
	f <sub>IN</sub> 2	FMIN: V <sub>IN</sub> 2	10		160	MHz
Input frequency	f <sub>IN</sub> 3	AMIN: V <sub>IN</sub> 3, SNS = 1	2		40	MHz
	f <sub>IN</sub> 4	AMIN: $V_{IN}4$ , SNS = 0	0.5		10	MHz
	f <sub>IN</sub> 5	IFIN: V <sub>IN</sub> 5	0.4		12	MHz
	V <sub>IN</sub> 1	XIN: f <sub>IN</sub> 1	200		800	mVrms
	V <sub>IN</sub> 2-1	FMIN: f = 10 to 130 MHz	20		800	mVrms
	V <sub>IN</sub> 2-2	FMIN: f = 130 to 160 MHz	40		800	mVrms
Input amplitude	V <sub>IN</sub> 3	AMIN: f <sub>IN</sub> 3, SNS = 1	40		800	mVrms
	V <sub>IN</sub> 4	AMIN: $f_{IN}4$ , SNS = 0	40		800	mVrms
	V <sub>IN</sub> 5-1	IFIN: f <sub>IN</sub> 5, IFS = 1	40		800	mVrms
	V <sub>IN</sub> 5-2	IFIN: f <sub>IN</sub> 6, IFS = 0	70		800	mVrms
Guaranteed crystal oscillator frequency	Xtal	XIN, XOUT *		75		kHz


<sup>\*</sup> Note : Recommended crystal oscillator CI value : CI  $\leq 35~\text{k}\Omega$ 

# **Electrical Characteristics** within the allowable operating ranges

Parameter	Symbol	Conditions		Ratings		- Unit
1 didilictor	Gymbol	Gonditions	min	typ	max	Offic
	Rf1	XIN		8.0		MΩ
Internal feedback resistors	Rf2	FMIN		500		kΩ
Internal feedback resistors	Rf3	AMIN		500		kΩ
	Rf4	IFIN		250		kΩ
Internal null dayun rapiatara	Rpd1	FMIN		200		kΩ
Internal pull-down resistors	Rpd2	AMIN		200		kΩ
Internal output resistor	Rd	XOUT		250		kΩ
Hysteresis	V <sub>HIS</sub>	CE, CL, DI, $\overline{\text{IO1}}$ , $\overline{\text{IO2}}$		0.1 V <sub>DD</sub>		V
Output high-level voltage	V <sub>OH</sub> 1	PD: $I_O = -1 \text{ mA}$	V <sub>DD</sub> – 1.0			V
	V <sub>OL</sub> 1	PD: I <sub>O</sub> = 1 mA			1.0	V
	V 2	$\overline{BO1}$ to $\overline{BO4}$ , $\overline{IO1}$ , $\overline{IO2}$ ; $I_O = 1$ mA			0.25	V
Output low-level voltage	V <sub>OL</sub> 2	$\overline{BO1}$ to $\overline{BO4}$ , $\overline{IO1}$ , $\overline{IO2}$ ; $I_O = 5 \text{ mA}$			1.25	V
	V <sub>OL</sub> 3	DO: I <sub>O</sub> = 1 mA			0.25	V
	V <sub>OL</sub> 4	AOUT, A <sub>IN</sub> = 1.3 V			0.5	
	I <sub>IH</sub> 1	CE, CL, DI: V <sub>I</sub> = 6.5 V			5.0	μA
	I <sub>IH</sub> 2	<del>101</del> , <del>102</del> : V <sub>1</sub> = 13 V			5.0	μA
Input high-level voltage	I <sub>IH</sub> 3	$XIN: V_I = V_{DD}$	0.16		0.9	μA
	I <sub>IH</sub> 4	FMIN, AMIN: V <sub>I</sub> = V <sub>DD</sub>	2.5		15	μA
	I <sub>IH</sub> 5	IFIN: V <sub>I</sub> = V <sub>DD</sub>	5.0		30	μA
	I <sub>IH</sub> 6	AIN: V <sub>I</sub> = 6.5 V			200	nA
	I <sub>IL</sub> 1	CE, CL, DI: V <sub>I</sub> = 0 V			5.0	μA
	I <sub>IL</sub> 2	$\overline{\text{IO1}}$ , $\overline{\text{IO2}}$ : $V_{\parallel} = 0 \text{ V}$			5.0	μA
Innut law lavel aurent	I <sub>IL</sub> 3	$XIN: V_I = 0 V$	0.16		0.9	μA
Input low-level current	I <sub>IL</sub> 4	FMIN, AMIN: V <sub>I</sub> = 0 V	2.5		15	μA
	I <sub>IL</sub> 5	IFIN: V <sub>I</sub> = 0 V	5.0		30	μA
	I <sub>IL</sub> 6	AIN: $V_I = 0 V$			200	nA
Output off leakage current	I <sub>OFF</sub> 1	$\overline{BO1}$ to $\overline{BO4}$ , AOUT, $\overline{IO1}$ , $\overline{IO2}$ : $V_O = 13 \text{ V}$			5.0	μA
Output on leakage current	I <sub>OFF</sub> 2	DO: V <sub>O</sub> = 6.5 V			5.0	μA
High-level three-state off leakage current	I <sub>OFFH</sub>	PD: $V_O = V_{DD}$		0.01	200	nA
Low-level three-state off leakage current	I <sub>OFFL</sub>	PD: V <sub>O</sub> = 0 V		0.01	200	nA
Input capacitance	C <sub>IN</sub>	FMIN		6		pF
	I <sub>DD</sub> 1	$V_{DD}$ : Xtal = 75 kHz, $f_{IN}$ 2 = 130 MHz, $V_{IN}$ 2 = 20 mVrms		2.5	6	mA
Current drain	I <sub>DD</sub> 2	V <sub>DD</sub> : PLL block stopped (PLL inhibit), Xtal oscillator operating (Xtal = 75 kHz)		20		mA
	I <sub>DD</sub> 3	V <sub>DD</sub> : PLL block stopped, Xtal oscillator stopped			10	μA


# **Pin Assignments**





A08971

# **Block Diagram**



# **Pin Descriptions**

Symbol	Pin No. (MFP pin numbers are in parentheses.)	Туре	Functions	Circuit configuration
XIN XOUT	20 (19) 21 (21)	Xtal	Crystal oscillator connections (75 kHz)	A03414
FMIN	13 (12)	Local oscillator signal input	FMIN is selected when the serial data input DVS bit is set to 1. The input frequency range is from 10 to 160 MHz. The input signal passes through the internal divide-bytwo prescaler and is input to the swallow counter. The divisor can be in the range 272 to 65535. However, since the signal has passed through the divide-by-two prescaler, the actual divisor is twice the set value.	A02599
AMIN	12 (11)	Local oscillator signal input	AMIN is selected when the serial data input DVS bit is set to 0.      When the serial data input SNS bit is set to 1:         — The input frequency range is 2 to 40 MHz.         — The signal is directly input to the swallow counter.         — The divisor can be in the range 272 to 65535, and the divisor used will be the value set.      When the serial data input SNS bit is set to 0:         — The input frequency range is 0.5 to 10 MHz.         — The signal is directly input to a 12-bit programmable divider.          — The divisor can be in the range 4 to 4095, and the divisor used will be the value set.	A02599
CE	2 (1)	Chip enable	Set this pin high when inputting (DI) or outputting (DO) serial data.	D S
DI	3 (2)	Input data	Inputs serial data transferred from the controller to the LC72137.	A02500
CL	4 (3)	Clock	Used as the synchronization clock when inputting (DI) or outputting (DO) serial data.	A02600
DO	5 (4)	Output data	Outputs serial data transferred from the LC72137 to the controller. The data output is determined by the DOC0 to DOC2 bits in the serial data.	A02601
V <sub>DD</sub>	15 (14)	Power supply	The LC72137 power supply pin. (V <sub>DD</sub> = 2.5 to 3.6 V) The power on reset circuit operates when power is first applied.	
V <sub>SS</sub>	16 (15)	Ground	The LC72137N ground	

Continued on next page.

### Continued from preceding page.

Symbol	Pin No.	Type	Functions	Circuit configuration
Symbol	(MFP pin numbers are in parentheses.)	Туре	Functions	Circuit configuration
BO1 BO2 BO3 BO4	6 (5) 7 (6) 8 (7) 14 (13)	Output ports	Dedicated outputs  The output states are determined by the BO1 to BO5 bits in the serial data.  Data: 0 = open, 1= low  A time base signal (8 Hz) can be output from the BO1 pin. (When the serial data TBC bit is set to 1.)	A02501
IO1 IO2	9 (8) 10 (9)	Input or output ports	I/O dual-use pins Interview of the serial data.  Interview of the input of the serial data.  Interview of the input port, 1 = output port  When specified for use as input ports: The state of the input pin is transmitted to the controller over the DO pin. Input state: low = 0 data value high = 1 data value When specified for use as output ports: The output states are determined by the IO1 and IO2 bits in the serial data. Data: 0 = open, 1 = low These pins function as input pins following a power on reset.	A02502
PD	17 (16)	Charge pump output	PLL charge pump output     When the frequency generated by dividing the local oscillator signal frequency by N is higher than the reference frequency, a high level is output from the PD pin. Similarly, when that frequency is lower, a low level is output. The PD pin goes to the high-impedance state when the frequencies match.	A02603
AIN AOUT	18 (17) 19 (18)	LPF amplifier transistor connections	The n-channel MOS transistor used for the PLL active low-pass filter.	A02504
IFIN	10 (9)	IF counter	Accepts an input in the frequency range 0.4 to 12 MHz.     The input signal is directly transmitted to the IF counter.     The result is output starting the MSB of the IF counter using the DO pin.     Four measurement periods are supported: 4, 8, 16, and 32 ms.	A02599
NC	1 (-) 22 (-)	NC Pin	No connection	


### Serial Data I/O Procedures

The LC72137 inputs and outputs data using the Sanyo CCB (computer control bus) audio IC serial bus format. This IC adopts an 8-bit address format CCB.


					Add	ress							
	I/O mode	В0	B1	B2	В3	A0	A1	A2	А3	Function			
1	IN1 (82)	0	0	0	1	0	1	0	0	Control data input mode (serial data input) 24 data bits are input. See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data.			
2	IN2 (92)	1	0	0	1	0	1	0	0	Control data input mode (serial data input) data bits are input. See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data.			
3	OUT (A2)	0	1	0	1	0	1	0	0	Data output mode (serial data output) The number of bits output is equal to the number of clock cycles. See the "DO Output Data (Serial Data Output) Structure" item for details on the meaning of the output data.			
	CL (3) DI BO  DO (2) (2)	B1  CL: norr	mal high		B3 \ \	A0 X	A1	A2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	J/O mode determined  First Data IN1/2  First Data OUT  A02605			

# DI Control Data (serial data input) Structure

### 1. IN1 Mode



### 2. IN2 Mode



# **DI Control Data Descriptions**

No.	Control block/data	Description								Related data
	Programmable divider data	• [	Data that	sets the pi						
	P0 to P15	1	A binary v	alue in wh						
					<u> </u>			I	(*: Don't care.)	
			DVS	SNS	LSB		setting (N)		ual divisor	
			1	*	P0		o 65535		ie of the setting	
			0	1	P0		0 65535	The value of the		
		[	0	0	P4		to 4095	The value of the	ne setting	
(1)					ignored wh					
	DVS, SNS	<ul> <li>Selects the signal input pin (AMIN or FMIN) for the programmable divider, switches the frequency range. (*: Don't care.)</li> </ul>								
		[	DVS	SNS	Input pi		Input frequen	cv range	]	
			1	*	FMIN		10 to 160			
			0	1	AMIN		2 to 40 N	ЛHz		
			0	0	AMIN		0.5 to 10	MHz		
		1	Note: See	the "Prog	grammable	Divider" i	tem for details		•	
	Reference divider data	• [	Reference	frequenc	y (fref) sele	ection data	a			
	R0 to R3	١	R3	R2	R1	R0	Re	ference frequen	icy (kHz)	
			0	0	0	0		25	, ,	
			0	0	0	1		25		
			0	0	1 1	0 1		25 25		
			0	1	0	0		12.5		
			0	1	0	1 0		6.25 3.125		
			0	1	1 1	1		3.125		
			1	0	0	0		5		
			1 1	0 0	0 1	1 0		5 5		
(2)			1	0	1 1	1		1		
			1	1	0	0		3		
			1	1	0	1		15		
			1	1	1	0	PLL I	NHIBIT + Xtal C		
		[	1	1	1	1		PLL INHIBI	Т	
		1	Note: PLL		nabla divid	or and IE	counter blacks	are stopped, the	EMINI AMINI	
									output pin goes to	
			the	high-impe	dance state	e.				
	IF counter control data CTE			measurer Counter st	ment start	specificati	on			
	OIL			Counter re						
	GT0, GT1	• 1	F counter	measure	ment time	determina	tion			
		١	GT1	GT0	Meas	surement t	ime (ms)	Wait	t time (ms)	
(3)			0	0	Wode	4			3 to 4	IFS
			0	1		8			3 to 4	
			1	0		16			7 to 8	
	1 1 32 7 to 8					7 to 8				
		Note: See the "IF Counter Structure" item for details.								
(4)	I/O port specification data						l/O dual-use p	oins ( <del>IO1</del> , <del>IO2</del> )		
<u> </u>	Output port data	_			e, 1 = outp nd $\overline{\text{IO2}}$ out		lata			
(5)	Output port data BO1 to BO4, IO1, IO2			04, 101, ai open, 1 =		pui state d	laid			IOC1
(5)	,	• "	Data = 0:	Open" is	selected fo	ollowing a	power-on rese	t.		IOC2
		Ь_								

### Continued from preceding page.


No.	Control block/data				Description		Related data			
	DO pin control data	Data that	determine	s DO pin	output					
	DOC0, DOC1, DOC2	DOC2	DOC1	DOC0		DO pin state				
		0	0	0	Open					
		0	0	1	Low when the unlock	k state is detected				
		0	1	0	end-UC*1					
		0	1	1	Open					
		1 1	0	0	Open					
		1 1	0	1 0	The IO1 pin state*2 The IO2 pin state*2					
		1	1	1	Open					
		The open	state is s	elected fol	lowing a power-on res	et.				
		Note: 1.	end-UC: I	F counter	measurement complet	ion check				
(6)		DO p	nin	_\			UL0, UL1, CTE,			
(6)			/ <sup>11</sup>	_~			IOC1, IOC2			
			① (	i Count start	t @	Count end ③ CE: High				
			① When	end-UC is	set and an IF count is	A02608 started (CTE = $0 \rightarrow 1$ ), the DO pin				
			autom	atically go	es to the open state.	letes, the DO pin goes low and				
					etion check operation i					
			3 The DO	) pin goes	to the open state due	to serial data I/O (CE: high).				
			Goes to th							
		Caution: Th								
		period when CE is high in mode IN1 or IN2), regardless of the values of the DO pin control data (DOC0 to DOC2). Also, the DO pin outputs the content of the internal								
					•	Γ mode) regardless of the values of				
	11-1				a (DOC0 to DOC2).  detection range for PLI	In all dia adiational an				
	Unlock detection data UL0, UL1									
				•	Don't care.)	e occurs, the LC72136N determines				
		UL1	UL0	Ø	E detection width	Detector output	DOC0,			
(7)		0	0	Stopped		Open Open	DOC1, DOC2			
		0	1	0		øE is output directly	DOC2			
		1	*	±6.67 μs		øE is extended by 1 to 2 ms				
			en unlock	1		serial data output UL bit is 0.				
	Phase comparator	Phase cor	mparator	dead zone	control data					
	control data DZ0, DZ1	DZ1	DZ0		Dead	zone mode				
		0	0	DZA						
(8)		0	1	DZB						
(5)		1	0	DZC						
		1	1	DZD						
			1							
					< DZC < DZD					
(9)	Clock time base TBC		An 8 Hz 40% duty clock time base signal can be output from BO1 by setting TBC to 1.  (The BO1 data will be ignored.)							
	Charge pump control data DLC	Data that	forcibly co	ontrols the	charge pump output					
		DI	LC	Charge	pump output					
(10)			0	Normal o	operation					
(.0)			1	Forced lo						
		V <sub>C</sub>	C (deadloo	ck clear cir	cuit). This is used wher	ng from deadlock by setting Vtune to n the circuit is deadlocked due to the trol voltage (Vtune) being 0 V.				

### Continued from preceding page.

No.	Control block/data	Description	Related data
(11)	IF counter control data IFS	This data should be set to 1 in normal operation. Setting this data to 0 switches the LC72137 to a reduced input sensitivity mode in which the sensitivity is reduced by 10 to 30 mVrms.	
(12)	LSI test data TEST 0 to TEST2	IC test data     TEST0     TEST1     TEST2  All three bits must be set to 0.  TEST2  All the test data is set to 0 at a power-on reset.	
(13)	DNC	Data is set to 0	

# DO Output Data (Serial Data Output) Structure

# 3. OUT mode




# **DO Output Data**


No.	Control block/data	Description	Related data
(1)	I/O port data I2, I1	Data latched from the states of the I/O ports, pins IO1 and IO2. This data reflects the pin states, regardless of whether they are in input or output mode. The data is latched when OUT mode is selected.  I1 ← IO1 pin state High: 1 I2 ← IO2 pin state Low: 0	IOC1, IOC2
(2)	PLL unlock data UL	Data latched from the state of the unlock detection circuit     UL ← 0: Unlocked     UL ← 1: Locked or in detection stopped mode	ULO, UL1
(3)	IF counter binary data C19 to C0	Data latched from the state of the IF counter, which is a 20-bit binary counter.     C19 ← Binary counter MSB     C0 ← Binary counter LSB	CTE, GT0, GT1

# Serial Data Input (IN1/IN2) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH},\,\geq 0.75~\mu s,\,t_{LC}$ < 0.75 $\mu s$

### 1. CL: Normal high




### 2. CL: Normal low




# Serial Data Output (OUT) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH},\geq 0.75~\mu s,\,t_{DC},\,t_{DH}<0.35~\mu s$

### 1. CL: Normal high




### 2. CL: Normal low




Note: Since the DO pin is an n-channel open drain circuit, the times for the data to change (t<sub>DC</sub> and t<sub>DH</sub>) will differ depending on the value of the pull-up resistor, printed circuit board capacitance.

# **Serial Data Timing**




**CL Stopped at the Low Level** 



**CL Stopped at the High Level** 

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
Data setup time	t <sub>SU</sub>	DI, CL		0.75			μs
Data hold time	t <sub>HD</sub>	DI, CL		0.75			μs
Clock low-level time	t <sub>CL</sub>	CL		0.75			μs
Clock high-level time	t <sub>CH</sub>	CL		0.75			μs
CE wait time	t <sub>EL</sub>	CE, CL		0.75			μs
CE setup time	t <sub>ES</sub>	CE, CL		0.75			μs
CE hold time	t <sub>EH</sub>	CE, CL		0.75			μs
Data latch change time	t <sub>LC</sub>					0.75	μs
Data output time	t <sub>DC</sub>	DO, CL	These times depend on the pull-up resistance			0.35	μs
t <sub>DH</sub> DO, C		DO, CE	and the printed circuit board capacitances.			0.35	μs

### **Programmable Divider Structure**



	DVS	DVS SNS Input pin		Set divisor	Actual divisor: N	Input frequency range (MHz)	
Α	1	*	FMIN	272 to 65535	Twice the set value	10 to 160	
В	0	1	AMIN	272 to 65535	The set value	2 to 40	
C	0	0	AMIN	4 to 4095	The set value	0.5 to 10	

Note: \* Don't care.

### **Sample Programmable Divider Divisor Calculations**

- 1. For a 50 kHz FM step size (DVS = 1, SNS = \*: FMIN selected)
  - FM RF = 90.0 MHz (IF = +10.7 MHz)

FM VCO = 100.7 MHz

PLL fref = 25 kHz (R0 to R1 = 1, R2 to R3 = 0)

100.7 MHz (FM VCO)  $\div$  25 kHz (fref)  $\div$  2 (FMIN: divide-by-two prescaler) = 2014  $\rightarrow$  07DE (HEX)

		<u> </u>				_	_						(										
0	1	1	1	1	0	1	1	1	1	1	0	0	0	0	0	*	1			1	1	0	0
P0	£	P2	P3	P4	P5	P6	P7	82	P3	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	DNC	R0	R1	R2	R3

A08997

A02515

- 2. For a 5 kHz SW step size (DVS = 0, SNS = 1: AMIN high-speed side selected)
  - SW RF = 21.75 MHz (IF = +450 kHz)

SW VCO = 22.20 MHz

PLL fref = 5 kHz (R0 = R2 = 0, R1 = R3 = 1)

22.2 MHz (SW VCO)  $\div$  5 kHz (fref) = 4440  $\rightarrow$  1158 (HEX)

_		3					_				_												
0	0	0	1	1	0	1	0	1	0	0	0	1	0	0	0	1	0			0	1	0	1
P0	7	P2	РЗ	P4	P5	9d	Ь7	P8	<u>9</u>	P10	P11	P12	P13	P14	P15	SNS	SAG	CTE	DNC	R0	듄	R2	R3

A08998

- 3. For a 9 kHz MW step size (DVS = 0, SNS = 0: AMIN low-speed side selected)
  - MW RF = 1008 kHz (IF = +450 kHz)

MW VCO = 1458 kHz


PLL fref = 3 kHz (R0 to R1 = 0, R2 to R3 = 1)

1458 kHz (MW VCO)  $\div$  3 kHz (fref) = 486  $\rightarrow$  1E6 (HEX)

						<u> </u>	_																
*	*	*	*	0	1	1	0	0	1	1	1	1	0	0	0	0	0			0	0	1	1
P0	P1	P2	РЗ	P4	P5	P6	Ь7	P8	P9	P10	P11	P12	P13	P14	P15	SNS	SAO	CTE	DNC	P <sub>0</sub>	듄	R2	R3

#### **IF Counter Structure**

The LC72137 IF counter is a 20-bit binary counter, and takes the IF signal from the IFIN pin as its input. The result of the count can be read out serially, MSB first, from the DO pin.




GT1	GT0	Measurement time								
GII	GIU	Measurement period (GT) (ms)	Wait time (t <sub>WU</sub> ) (ms)							
0	0	4	3 to 4							
0	1	8	3 to 4							
1	0	16	7 to 8							
1	1	32	7 to 8							

The IF frequency (Fc) is measured by determining how many pulses were input to the IF counter in the stipulated measurement time, GT.

$$Fc = \frac{C}{GT}$$
 (C = Fc × GT) C: count value (number of pulses)


### **Sample IF Counter Frequency Calculations**

1. For a measurement time (GT) of 32 ms and a count value (C) of 53980 (hexadecimal), which is 342,400 (decimal) IF frequency (Fc) =  $342,400 \div 32$  ms = 10.7 MHz




A09001

2. For a measurement time (GT) of 8 ms and a count value (C) of E10 (hexadecimal), which is 3600 (decimal) IF frequency (Fc) =  $3600 \div 8$  ms = 450 kHz



A09002

### **IF Counter Operation**



A02623

Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0. The IF count is started by changing the CTE bit in the serial data from 0 to 1. The serial data is latched by the LC72137 when the CE pin is dropped from high to low. The IF signal must be supplied to the IFIN pin in the period between the point the CE pin goes low and the end of the wait time at the latest. Next, the value of the IF count at the end of the measurement period must be read out during the period CTE is 1. This is because the IF counter is reset when CTE is set to 0.

Note: When operating the IF counter, the control microcontroller must first check the state of the IF-IC SD (station detect) signal and only after determining that the SD signal is present turn on IF buffer output and execute an IF count operation. Auto-search techniques that use only the IF counter are not recommended, since it is possible for IF buffer leakage output to cause incorrect stops at points where there is no station.

If the auto-search technique is implemented using only the IF counter in combination with an IF-IC without SD output, sensitivity-degradation mode ( IFS = 0 ) should be selected.

### **Unlock Detection Timing**

1. Unlock Detection Determination Timing

Unlock detection is performed in the reference frequency (fref) period (interval). Therefore, in principle, unlock determination requires a time longer than the period of the reference frequency. However, immediately after changing the divisor N (frequency) unlock detection must be performed after waiting at least two periods of the reference frequency.




Figure 1 Unlock Detection Timing

For example, if fref is 1 kHz (and thus the period is 1 ms), after changing the divisor N, the system must wait at least 2 ms before checking for the unlocked state.




Figure 2 Circuit Structure

#### 2. Unlock Detection Software





Figure 3

### 3. When Outputting Unlock Data Using Serial Data Output:

Once the LC72137 detects an unlocked state, it does not reset the unlock data (UL) until the next data output (or data input) operation is performed. At the data output ① point in Figure 3, although the VCO frequency is stable (locked), the unlock data remains set to the unlocked state since no data output has been performed since the value of N was changed. Thus, even though the frequency became stable (locked), from the point of view of the data, the circuit is in the unlocked state. Therefore, the data output ① immediately following a change to the value of N should be seen as a dummy data, and the data from the second data output (data output ②) and later outputs should be seen as valid data.




**Lock Determination Flowchart** 

### When directly outputting data from the DO pin (set up by the DO pin control data)

Since the DO pin outputs the unlocked state (locked: high, unlocked: low) the timing considerations in the technique described in the previous section are not necessary. After changing the value of N, the locked state can be determined after waiting at least two periods of the reference frequency.

### **Notes on Clock Time Base Usage**

When the clock time base output is used, the value of the pull-up resistor for the output pin  $(\overline{BO1})$  must be at least  $100~k\Omega$ . We recommend the use of a Schmitt input on the receiving controller (microprocessor) to prevent chattering. This is to avoid degradation of the VCO C/N characteristics when using the built-in low-pass filter transistor to form the loop filter. Since the clock time base output pin and the low-pass filter transistor ground are the same mode in the IC, the time base output pin current fluctuations must be suppressed to limit the influence on the low-pass filter.



#### Other Items

### 1. Notes on the Phase Comparator Dead Zone

DZ1	DZ0	Dead-zone mode	Charge pump	Dead zone
0	0	DZA	ON/ON	−-0 s
0	1	DZB	ON/ON	−0 s
1	0	DZC	OFF/OFF	+0 s
1	1	DZD	OFF/OFF	+ +0 s

Since correction pulses are output from the charge pump even if the PLL is locked when the charge pump is in the ON/ON state, the loop can easily become unstable. This point requires special care when designing application circuits.

The following problems may occur in the ON/ON state.

- Side band generation due to reference frequency leakage
- Side band generation due to both the correction pulse envelope and low frequency leakage

Schemes in which a dead zone is present (OFF/OFF) have good loop stability, but have the problem that acquiring a high C/N ratio can be difficult. On the other hand, although it is easy to acquire a high C/N ratio with schemes in which there is no dead zone, it is difficult to achieve high loop stability. Therefore, it can be effective to select DZA or DZB, which have no dead zone, in applications which require an FM S/N ratio in excess of 90 to 100 dB, or in which an increased AM stereo pilot margin is desired. On the other hand, we recommend selecting DZC or DZD, which provide a dead zone, for applications which do not require such a high FM signal-to-noise ratio and in which either AM stereo is not used or an adequate AM stereo pilot margin can be achieved.

#### Dead Zone

The phase comparator compares fp to a reference frequency (fr) as shown in Figure 4. Although the characteristics of this circuit (see Figure 5) are such that the output voltage is proportional to the phase difference  $\emptyset$  (line A), a region (the dead zone) in which it is not possible to compare small phase differences occurs in actual ICs due to internal circuit delays and other factors (line B). A dead zone as small as possible is desirable for products that must provide a high S/N ratio.

However, since a larger dead zone makes this circuit easier to use, a larger dead zone is appropriate for popularly-priced products. This is because it is possible for RF signals to leak from the mixer to the VCO and modulate the VCO in popularly-priced products in the presence of strong RF inputs. When the dead zone is narrow, the circuit outputs correction pulses and this output can further modulate the VCO and generate beat frequencies with the RF signal.




Figure 4




Figure 5

#### 2. Notes on the FMIN, AMIN, and IFIN Pins

Coupling capacitors must be placed as close as possible to their respective pin. A capacitance of about 100 pF is desirable. In particular, if a capacitance of 1000 pF or over is used for the IF pin, the time to reach the bias level will increase and incorrect counting may occur due to the relationship with the wait time.

3. Notes on IF Counting → SD must be used in conjunction with the IF counting time When using IF counting, always implement IF counting by having the microprocessor determine the presence of the IF-IC SD (station detect) signal and turn on the IF counter buffer only if the SD signal is present. Schemes in which auto-searches are performed with only IF counting are not recommended, since they can stop at points where there is no signal due to leakage output from the IF counter buffer.

### 4. DO Pin Usage Techniques

In addition to data output mode times, the DO pin can also be used to check for IF counter count completion and for unlock detection output. Also, an input pin state can be output unchanged through the DO pin and input to the controller.


### 5. Power Supply Pins

A capacitor of at least 2000 pF must be inserted between the power supply  $V_{DD}$  and  $V_{SS}$  pins for noise exclusion. This capacitor must be placed as close as possible to the  $V_{DD}$  and  $V_{SS}$  pins.

### 6. Note on VCO designing

VCO (local oscillator) must keep its oscillation even if the control voltage (Vtune) goes to 0V. When there is a possibility of oscillation halt, Vtune must be forcibly set to  $V_{CC}$  temporarily to prevent the PLL from being deadlocked. (Deadlock clear circuit)


### Pin States at a Power-On Reset



### **Sample Application System**

(Using the MFP20 package)

This section is susceptible to noise due to its high impedance. Therefore, the pattern lines should be kept as short as possible and this area should be covered with a ground pattern.



A09009

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 1998. Specifications and information herein are subject to change without notice.