Ordering number : EN5931

CMOSIC



LC723732/40/48/56/64

ETR Microcontrollers

Overview

The LC723700 Series are large-capacity ETR microcontrollers that achieve an instruction execution time of 1.33 µs and provide up to 64 KB of ROM and up to 2 KB of RAM. They include an on-chip high-performance PLL circuit that features an added high-speed lock circuit and can control the C/N characteristics of a local oscillator. They also provide a rich set of on-chip interface circuits, including a 3-channel serial I/O port, and an 8-input 8-bit A/D converter.

Functions

- ROM
 - Up to 32K steps $(32,767 \times 16 \text{ bits})$
 - The subroutine area holds 4 K steps $(4,096 \times 16 \text{ bits})$
- RAM
 - Up to 4 K × 4 bits (In banks 00 through 3F) LC723732 – ROM: 32 KB, RAM 1 KB LC723740 – ROM: 40 KB, RAM 2 KB LC723748 – ROM: 48 KB, RAM 2 KB LC723756 – ROM: 56 KB, RAM 2 KB LC723764 – ROM: 64 KB, RAM 2 KB
- Stack
 - 32 levels
- Serial I/O
 - Three channels. These circuits can support both 2-wire and 3-wire 8-bit communication techniques,
 and can be switched between MSB first and LSB first operation.
 - One of six internally generated serial transfer clock rates can be selected: 12.5, 37.5, 187.5, 281.25, 375, and 450 kHz.
- · External interrupts
 - Seven interrupt inputs (pins INT0 through INT5, and the HOLD pin)

These interrupts can be set to switch between rising and falling edges, although the HOLD pin only supports falling edge detection.

- Internal interrupts
 - Seven interrupts; four internal timer interrupts, and three serial I/O interrupts.
- Interrupt nesting levels
 - 16 levels

*** Hoterrupt are prioritized in hardware as follows:

HOLD pin > INT0 pin > INT1 pin > INT2 pin > INT3 pin > INT4 pin > INT5 pin > S-I/O0 > S-I/O1 > S-I/O2 > internal TMR0 > internal TMR2 > internal TMR3

- A/D converter
 - 8-bit resolution and 8 inputs
- General-purpose ports
 - Input ports: 12
 - Output ports : 4
 - I/O ports: 62 (These pins can be switched between input and output in 1-bit units.)
- PLL block
 - Includes a sub-charge pump for high-speed locking.
 - Supports dead zone control.
 - Built-in unlock detection circuit.
 - Twelve reference frequencies: 1, 3, 3.125, 5, 6.25, 9, 10, 12.5, 25, 30, 50, and 100 kHz.
 - A second PLL circuit is also included for use in AM up conversion.
- Universal counter
 - This 20-bit counter can be used for either frequency or period measurement and supports four measurement (calculation) periods: 1, 4, 8, and 32 ms.
- Timers
 - Two fixed timers and two programmable timers (8bit counters)

TMR0: Supports four periods: 10 μ s, 100 μ s, 1 ms, and 5 ms

TMR1: Supports four periods: $10 \mu s$, $100 \mu s$, 1 ms, and 10 ms

TMR2 and TMR3: Programmable 8-bit counters. Input clocks with 10 μs, 100 μs, and 1 ms periods are provided.

- One 125-ms timer flip-flop provided.
- Beep circuit
 - Provides 12 fixed beep tones: 0.5, 1, 2, 2.08, 2.2, 2.5, 3.33, 3.75, 4.17, and 7.03 kHz.
 - Programmable 8-bit beep tone generator. Reference clocks with frequencies of 5 kHz, 15 kHz, and 50 kHz are provided.
- Reset
 - Built-in voltage detection reset circuit
 - External reset pin

SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

- Cycle time
 - 1.33 μs (All instructions are one word.)
- Halt mode
 - The microcontroller operating clock is stopped in halt mode.


There are four conditions that can clear halt mode: an interrupt request, a timer flip-flop overflow, a PA port input, or a HOLD pin input.

- · Operating supply voltage
 - 4.5 to 5.5 V (Microcontroller block only: 3.5 to 5.5 V)
- Package
 - QIP100E
- OTP version
 - LC72P3700
- Development tools
 - Emulator: RE32N
 - Evaluation chip: LC72EV3700
 - Evaluation chip board: EB-72EV3700


Package Dimensions

unit: mm


3151-QFP100E



Pin Assignment



Block Diagram



Specifications Electrical Characteristics

Absolute Maximum Ratings at $Ta=25^{\circ}C,\,V_{SS}=0~V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		-0.3 to +6.5	V
Input voltage	V _{IN} 1	PC-PORT	-0.3 to +15	V
input voltage	V _{IN} 2	All input pins other than V _{IN} 1	-0.3 to V _{DD} + 0.3	V
Output voltage	V _{OUT} 1	PC, PJ-PORT	-0.3 to +15	V
Output voltage	V _{OUT} 2	All output pins other than V _{OUT} 1	-0.3 to V _{DD} + 0.3	V
	I _{OUT} 1	PC, PJ-PORT	0 to +5	mA
Output current	I _{OUT} 2	PB, PD, PE, PF, PG, PK, PL, PM, PN, PO, PP, PQ, PR, PS, PT, PT-PORT, EO1, EO2, EO3, SUBPD	0 to +3	mA
Allowable power dissipation	Pd max	Ta = -40 to +85°C	400	mW
Operating temperature	Topg		-40 to +85	°C
Storage temperature	Tstg		-45 to +125	°C

Allowable Operating Ranges at $Ta=-40~to~+85^{\circ}C,\,V_{DD}=3.5~to~5.5~V$


Parameter	Symbol	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
	V _{DD} 1	V _{DD} 1 CPU and PLL operating		5.0	5.5	V
Supply voltage	V _{DD} 2	CPU operating	3.5		5.5	V
	V _{DD} 3	Memory retention	1.3		5.5	V
	V _{IH} 1	PB, PC, PH, PI, PL, PM, PN, PO, PP, PQ, PR, PS, PT-PORT, HCTR, LCTR, E03, SUBPD (with the I/O ports set to input mode.)	0.7 V _{DD}		V _{DD}	V
Input high-level voltage	V _{IH} 2	PD, PE, PF, PG, PK-PORT, LCTR, (in period measurement mode), HOLD, RESET	0.8 V _{DD}		V _{DD}	V
	V _{IH} 3	SNS	2.5		V _{DD}	V
	V _{IH} 4	PA-PORT	0.6 V _{DD}		V _{DD}	V
	V _{IL} 1	PB, PC, PH, PI, PL, PM, PN, PO, PP, PQ, PR, PS, PT-PORT, HCTR, LCTR, E03, SUBPD (with the I/O ports set to input mode.)	0		0.3 V _{DD}	V
Input low-level voltage	V _{IL} 2	PA, PD, PE, PF, PG, PK-PORT, LCTR (in period measurement mode), RESET	0		0.2 V _{DD}	V
	V _{IL} 3	SNS	0		1.3	V
	V _{IL} 4	HOLD	0		0.4 V _{DD}	V
	f _{IN} 1	XIN	4.0	4.5	5.0	MHz
	f _{IN} 2	FMIN V _{IN} 2, V _{DD} 1	10		150	MHz
	f _{IN} 3	FMIN V _{IN} 3, V _{DD} 1	10		130	MHz
	f _{IN} 4	AMIN(H) V _{IN} 3, V _{DD} 1	2.0		40	MHz
Input frequency	f _{IN} 5	AMIN(L) V _{IN} 3, V _{DD} 1	0.5		10	MHz
	f _{IN} 6	HCTR V _{IN} 3, V _{DD} 1	0.4		12	MHz
	f _{IN} 7	LCTR V _{IN} 3, V _{DD} 1	100		500	kHz
	f _{IN} 8	LCTR(period measurement) V _{IH} 2, V _{IL} 2, V _{DD} 1	1		20 × 10 ³	Hz
	V _{IN} 1	XIN	0.5		1.5	Vrms
Input amplitude	V _{IN} 2	FMIN	0.07		1.5	Vrms
	V _{IN} 3	FMIN, AMIN, HCTR, LCTR	0.04		1.5	Vrms
Input voltage range	V _{IN} 4	ADI0 to ADI7	0		V _{DD}	V

Electrical Characteristics in the allowable operating ranges

Parameter	Symbol	Conditions		Ratings		Unit
i diametei	Symbol	Conditions	min	typ	max	Offic
	I _{IH} 1	$XIN: V_I = V_{DD} = 5.0 \text{ V}$	2.0	5.0	15	μA
	I _{IH} 2	FMIN, AMIN, HCTR, LCTR: V _I = V _{DD} = 5.0 V	4.0	10	30	μΑ
Input high-level current	I _{IH} 3	PA, PB, PC, PD, PE, PF, PG, PH, PI, PK, PL, PM, PN, PO, PP, PQ, PR, PS, PT-PORT, \overline{SNS} , \overline{HOLD} , \overline{RESET} , \overline{HCTR} , \overline{LCTR} , \overline{ESS} , \overline{LCTR} , \overline{ESS} , \overline{HOLD} , \overline{RESET} , \overline{HCTR} , \overline{LCTR} , \overline{ESS} , \overline{LCTR} , \overline{ESS} , \overline{HCS} , \overline			3.0	μΑ
	I _{IH} 4	Port PA (pull-down resistors enabled): $V_I = V_{DD} = 5.0 \text{ V}$		50		μA
	I _{IL} 1	$XIN: V_I = V_{SS}$	2.0	5.0	15	μA
	I _{IL} 2	FMIN, AMIN, HCTR, LCTR: V _I = V _{SS}	4.0	10	30	μA
Input low-level current	I _{IL} 3	PA, PB, PC, PD, PE, PF, PG, PH, PI, PK, PL, PM, PN, PO, PP, PQ, PR, PS, PT-PORT, \overline{SNS} , \overline{HOLD} , \overline{RESET} , \overline{HCTR} , \overline{LCTR} , \overline{ESS} , \overline{USPD} : $V_1 = V_{SS}$ (With the port PA pull-down resistors disabled, and PB, PC, PD, PE, PF, PG, PK, PL, PM, PN, PP, PO, PQ, PR, PS, and PT ports set to input mode.)			3.0	μА
Input floating voltage	V _{IF}	Port PA (pull-down resistors enabled)			0.05 V _{DD}	V
Hysteresis	V _H	PD, PE, PF, PG, PK-PORT, RESET, LCTR(in period measurement mode)	0.1 V _{DD}	0.2 V _{DD}		V
Output high-level voltage	V _{OH} 1	PB, PD, PE, PF, PG, PK, PL, PM, PN, PO, PP, PQ, PR, PS, PT-PORT: $I_0 = -1$ mA	V _{DD} – 1.0			V
Output high level voltage	V _{OH} 2	EO1, EO2, EO3, SUBPD: I _O = -500 μA	V _{DD} – 1.0			V
	V _{OH} 3	XOUT: I _O = -200 μA	V _{DD} – 1.0			V
	V _{OL} 1	PB, PD, PE, PF, PG, PK, PL, PM, PN, PO, PP, PQ, PR, PS, PT-PORT: I _O = 1 mA			1.0	V
Output low-level voltage	V _{OL} 2	E01, E02, E03, SUBPD: I _O = 500 μA			1.0	V
	V _{OL} 3	XOUT: I _O = 200 μA			1.5	V
	V _{OL} 4	PC, PJ-PORT: I _O = 5 mA			2.0	V
Output off leakage current	I _{OFF} 1	PB, PD, PE, PF, PG, PK, PL, PM, PN, PO, PP, PQ, PR, PS, PT-PORT	-3.0		3.0	μA
Output on leakage current	I _{OFF} 2	E01, E02, E03, SUBPD	-100		100	nA
	I _{OFF} 3	PC, PJ-PORT	-5.0		5.0	μA
A/D conversion error		ADI0 to ADI7 V _{DD} 1	-1.5		1.5	LSB
Rejected pulse width	P _{REJ}	SNS			50	µsec
Power down detection voltage	V _{DET}		2.6	3.0	3.4	V
Pull-down resistance	R _{PD} 1	Port PA (pull-down resistors enabled): V _{DD} = 5 V	75	100	200	kΩ
	R _{PD} 2	TEST1, TEST2		10		kΩ
	I _{DD} 1	During normal operation (PLL operating) V _{DD} 1, f _{IN} 2 = 130 MHz Ta = 25°C		20	30	mA
Current drain	I _{DD} 2	Halt mode (CPU operation stopped, crystal oscillator operating) (See figure 1.) V _{DD} 2, Ta = 25°C*		0.45		mA
	I _{DD} 3	Backup mode (crystal oscillator stopped) (See figure 2.) V _{DD} = 5.5 V, Ta = 25°C			5	μA
	I _{DD} 4	Backup mode (crystal oscillator stopped) (See figure 2.) V _{DD} = 2.5 V, Ta = 25°C			1	μA

Note *: Twenty instruction steps are executed every millisecond. The PLL, universal counter, and other functions are stopped.

Test Circuits



Note: Ports PB through PG, and PJ through PT are all left open. However, ports PB through PG, PK through PT, EO3, and SUBPD are left open in output mode. Note: Ports PA through PT are all left open.

Figure 1 IDD2 in Halt Mode

Figure 2 IDD3 and IDD4 in Backup Mode

Pin Descriptions

Pin No.	Symbol	I/O	Function	Equivalent circuit
32 31 30 29	PA0 PA1 PA2 PA3	I	Dedicated input ports. These ports are designed with a low threshold voltage. The pull-down resistors for all four pins are set up together with an IOS1 instruction. The pull-down resistors cannot be set individually. Input is disabled in backup mode.	BACK UP Programmable A10896
28 27 26 25	PB0 PB1 PB2 PB3	I/O	General-purpose I/O ports The mode (input or output) is set using the IOS2 instruction. Input is disabled and the pins go to the high-impedance state in backup mode. These ports are set up as general-purpose input ports after a power on reset.	BACK UP A10897
24 23 22 21	PC0 PC1 PC2 PC3	I/O	General-purpose I/O ports (high-voltage input and output) The mode (input or output) is set using the IOS2 instruction. External pull-up resistors are required since the output circuits are open drain circuits. Input is disabled and the pins go to the high-impedance state in backup mode. These ports are set up as general-purpose input ports after a power on reset.	BACK UP A10898
20 19 18 17	PD0/INT4 PD1/INT5 PD2 PD3	I/O	General-purpose I/O and external interrupt shared function ports The input formats are Schmitt inputs. The external interrupt function is enabled when the external interrupt enable flag is set. • When used as general-purpose I/O ports: The mode (input or output) is set in 1-bit units using the IOS2 instruction. • When used as external interrupt pins: The external interrupt functions are enabled by setting the corresponding external interrupt enable flag (INT4EN or INT5EN). Here, the pins must be set to input mode in advance. Input is disabled and the pins go to the high-impedance state in backup mode. These ports are set up as general-purpose input ports after a power on reset.	BACK UP ZZ A10899

Pin No.	Symbol	I/O	Function	Equivalent circuit		
16 15 14 13 12 11 10 9 8 7 6	PE0 PE1/SCK2 PE2/S02 PE3/S12 PF0 PF1/SCK1 PF2/S01 PF3/S11 PG0 PG1/SCK0 PG2/S00 PG3/S10	I/O	General-purpose I/O ports with shared functions as serial I/O ports The input formats are Schmitt inputs. The PE1/SCK2 and PE2/SO2 pins can be switched to function as open drain outputs. The IOS1 instruction is used to switch between the general-purpose I/O port and serial I/O port functions. • When used as general-purpose I/O ports: The pins are set to the general-purpose I/O port function using the IOS1 instruction. The mode (input or output) is set in 1-bit units using the IOS1 instruction. • When used as serial I/O ports: The pins are set to the serial I/O port function using the IOS1 instruction. [Pin states when set to the serial I/O port function] PE0, PF0, PG0 General-purpose I/O PE1, PF1, PG1 SCK input or output PE2, PF2, PG2 SO output PE3, PF3, PG3 SI input The PE1/SCK2 and PE2/SO2 pins can be switched to function as open drain outputs with the IOS2 instruction. When using this circuit type, the external pull-up resistors must be connected to the same power supply as that used by the IC. Input is disabled and the pins go to the high-impedance state in backup mode. These ports are set up as general-purpose input ports after a power on reset.	BACK UP III		
1 100	XIN XOUT	I 0	Connections for a 4.5-MHz crystal oscillator element	XIN XOUT		
98 97	E01 E02	0	Main charge pump outputs These pins output a high level when the frequency of the local oscillator divided by n is higher than that of the reference frequency, and they output a low level when that frequency is lower. They go to the high-impedance state when the frequencies match. These pins go to the high-impedance state in backup mode, after a power on reset, and in the PLL stopped state.	A10902		
39 93 4 40 81 96	V _{DD} PORT V _{DD} PLL V _{SS} CPU V _{SS} PORT V _{SS} ADC V _{SS} PLL	-	Power supply connections The $V_{DD}PORT$ and $V_{SS}PORT$ pins mainly supply power for the peripheral I/O blocks and the regulator. The $V_{DD}PLL$ and $V_{SS}PLL$ pins mainly for the PLL circuits. The $V_{SS}CPU$ pin is mainly used by the CPU block. The $V_{SS}ADC$ pin is mainly used by the A/D converter block. Since all the V_{DD} and V_{SS} pins are independent, all must be connected to the same power supply.			
3	V_{REG}	0	Internal low voltage output Connect a bypass capacitor to this pin.			
95	FM _{IN}	I	FM VCO (local oscillator) input This pin is selected with CW1 in the PLL instruction. The signal input to this pin must be capacitor coupled. Input is disabled in backup mode, after a power on reset, and in the PLL stopped state.	;		
94	AM _{IN}	I	AM VCO (local oscillator) input This pin is selected and the band set with CW1 (b1, b0) in the PLL instruction. b1 b0 Band 1 0 2 to 40 MHz (SW) 1 1 0.5 to 10 MHz (MW, LW) The signal input to this pin must be capacitor coupled. Input is disabled in backup mode, after a power on reset, and in the PLL stopped state.	PLL STOP instruction A10903		

Continued from preceding page.

Pin No.	Symbol	I/O	Function	Equivalent circuit		
92	SUBPD	I/O	inb-charge pump output and general-purpose input she IOS2 instruction is used for switching between the eneral-purpose input functions. When used as the sub-charge pump output: The sub-charge pump output function is set up with the A high-speed locking circuit can be formed by using main charge pump. The sub-charge pump is controlled using the DZC instruction on the pump is controlled using the DZC instruction on the pump is controlled using the DZC instruction on the pump is controlled using the DZC instruction on the pump is controlled using the DZC instruction on the pump is controlled using the DZC instruction on the pump is controlled using the DZC instruction on the pump is controlled using the DZC instruction on the pump is controlled using the DZC instruction on the pump is controlled using the DZC instruction on the pump is controlled using the DZC instruction on the pump is controlled using the DZC instruction on the pump is controlled using the DZC instruction of the pump is cont	he IOS2 instruction. this pin in conjunction with the struction. ked (450 kHz)		
			The general-purpose input function is set up with the Data is read from the port using the INR instruction. his pin goes to the high-impedance state in backup and in the PLL stopped state.	mode, after a power on reset,		
91	E03	1/0	iecond PLL charge pump output and general-purpose he IOS2 instruction is used for switching between tutput and general-purpose input functions. When used as a charge pump output: The charge pump output function is set up with the IO. This pin outputs a low level when the frequency of the is higher than that of the reference frequency, and it frequency is lower. It goes to the high-impedance match. (Note that the logic of this pin is inverted frepins.) When used as a general-purpose input: The general-purpose input function is set up with the Data is read from the port using the INR instruction. his pin goes to the high-impedance state in backup and in the PLL stopped state.	DS2 instruction. he local oscillator divided by n outputs a high level when that e state when the frequencies om that of the EO1 and EO2 IOS2 instruction.		
90	HCTR	I	Iniversal counter and general-purpose input shared fur the IOS1 instruction is used for switching betwee eneral-purpose input functions. When used for frequency measurement: The universal counter function is set up with the IOS1. The counter is controlled using the UCS and UCC instance this pin functions as an AC amplifier in this minput with capacitor coupling. When used as a general-purpose input pin: The general-purpose input function is set up with the Data is read from the port using the INR (b0) instruction to disabled in backup mode. (The input pin will bounter function is selected after a power on reset.	In the universal counter and Instruction. Structions. Hode, the input signal must be IOS1 instruction.		
89	LCTR	I	Universal counter (frequency or period measurement) and general-purpose input shared function input port The IOS1 instruction is used for switching between the universal counter and general-purpose input functions. • When used for frequency measurement: The universal counter function is set up with the IOS1 instruction. Set up LCTR frequency measurement mode with the UCS instruction, and control operation with the UCC instruction. Since this pin functions as an AC amplifier in this mode, the input signal must be input with capacitor coupling. • When used for period measurement: The universal counter function is set up with the IOS1 instruction. Set up LCTR frequency measurement mode with the UCS instruction, and control operation with the UCC instruction. Since the bias feedback resistor is disconnected in this mode, the input signal must be input with DC coupling. • When used as a general-purpose input poin: The general-purpose input port function is set up with the IOS1 instruction. Data is read from the port using the INR (b1) instruction. Input is disabled in backup mode. (The input pin will be pulled down.) The universal counter function (HCTR frequency measurement mode) is selected after a power on reset.			

Continued on next page.

Pin No.	Symbol	I/O	Function	Equivalent circuit
88	SNS	1	Voltage sense and general-purpose input shared function port This input circuit is designed with a low input threshold voltage. • When used as a voltage sense input: This pin is used to test for power failures on the return from backup mode. Application can test this condition using the internal SNS flip-flop. The SNS flip-flop can be tested with the TST instruction. (This usage requires external components (capacitors and resistors). See the sample application circuit in the user's manual.) • When used as a general-purpose input port: When used as a general-purpose input port the pin state can be tested with the TST instruction. Unlike the other input ports, input to this pin is not disabled in backup mode and after a power on reset. As a result, through currents must be taken into account when designing applications that use this pin as a general-purpose input.	A10906
87	HOLD	ı	Power supply monitor (with interrupt function) This pin is designed with a high input threshold voltage. This pin is normally connected to the ACC line and used for power off detection. When a power off state is detected, the HOLDON flag and the hold interrupt request flag will be set. To enter backup mode, execute a CKSTP instruction when the HOLD pin is low. Set this pin high to clear backup mode.	A10907
86	RESET	I	System reset pin When the CPU is operating or in halt mode, the system is reset when this pin is held low for at least one machine cycle. Execution starts with the PC pointing to location 0. At this time the SNS flip-flop is set. A low level must be applied for at least 50 ms when power is first applied.	A10908
85 84 83 82 81 80 79 78	PH0/ADI0 PH1/ADI1 PH2/ADI2 PH3/ADI3 PI0/ADI4 PI1/ADI5 PI2/ADI6 PI3/ADI7	ı	General-purpose input and A/D converter input shared function ports The IOS1 instruction is used to switch between the general-purpose input and the A/D converter input functions. • When used as a general-purpose input ports: The general-purpose input port function is set up with the IOS1 instruction. (In bit units) • When used as A/D converter input pins: The A/D converter input port function is set up with the IOS1 instruction. (In bit units) The pin whose voltage is to be converted is specified with the IOS1 instruction, and the conversion is started with the UCC instruction. Note: Since input is disabled for ports specified for the ADI function, executing an input instruction for such a port will always return a low level. Input is disabled in backup mode. These ports are set up as general-purpose input ports after a power on reset.	To the A/D converter input A10909
76 75 74 73	PJ0 PJ1 PJ2 PJ3	0	General-purpose output ports Since these are open-drain output circuits, external pull-up resistors are required. The internal transistors are turned off (resulting in a high-level output) in backup mode and after a power on reset.	BACK UP
72 71 70 69	PK0/INT0 PK1/INT1 PK2/INT2 PK3/INT3	I/O	General-purpose I/O and external interrupt shared function ports The input formats are Schmitt inputs. The external interrupt function is enabled when the external interrupt enable flag is set. • When used as general-purpose I/O ports: The mode (input or output) is set in 1-bit units using the IOS1 instruction. • When used as external interrupt pins: The external interrupt functions are enabled by setting the corresponding external interrupt enable flag (INTOEN through INT3EN). Here, the pins must be set to input mode in advance. Input is disabled and the pins go to the high-impedance state in backup mode. These ports are set up as general-purpose input ports after a power on reset.	BACK UP ZZ A10911

Pin No.	Symbol	I/O	Function	Equivalent circuit
68 to 61	PL0 to 3 PN0 to 3	I/O	General-purpose I/O ports The mode is switched between input and output with the IOS instruction. Input is disabled and the pins go to the high-impedance state in backup mode. These ports are set up as general-purpose input ports after a power on reset.	
60 59 58 57	PN0/BEEP PN1 PN2 PN3	I/O	General-purpose I/O port and beep tone output shared function ports The IOS2 instruction is used to switch between the general-purpose I/O port and the beep tone output functions. • When used as a general-purpose input ports: The general-purpose I/O port function is set up with the IOS2 instruction. (Pins PN1 through PN3 are general-purpose I/O pins.) • When used as the beep tone output pin: The beep tone output function is set up with the IOS2 instruction. The frequency is set with the BEEP instruction. When this pin is used as the beep tone output pin, executing an output instruction for this pin only sets the internal latch and has no influence on the output. Input is disabled and the pins go to the high-impedance state in backup mode. These ports are set up as general-purpose input ports after a power on reset.	BACK UP A10912
56 to 49	P00 to 3 PP0 to 3	I/O	General-purpose I/O ports The mode is switched between input and output with the IOS instruction. Input is disabled and the pins go to the high-impedance state in backup mode. These ports are set up as general-purpose input ports after a power on reset.	
48 to 41 38 to 33	PQ0 to 3 PR0 to 3 PS0 to 3 PT0 to 1	I/O	General-purpose I/O ports The mode is switched between input and output with the IOS instruction, and data is input with the INR instruction and output with the OUTR instruction. The SPB, RPB, TPT, and TPF instruction cannot be used with these ports. Input is disabled and the pins go to the high-impedance state in backup mode. These ports are set up as general-purpose input ports after a power on reset.	BACK UP A10913
99 2	TEST1 TEST2		IC test pins These pins must be tied to ground.	

LC723700 Instruction Set

Abbreviations

ADDR: Program memory address

b: Borrow c: Carry

DH: Data memory address High (Row address) [2 bits]
DL: Data memory address Low(Column address) [4 bits]

I: Immediate data [4 bits]M: Data memory addressN: Bit position [4 bits]

M_{ADR}: M specified by address register

ROM_{ADR}: Program memory data specified by address register

P1n, P2n: Port number [4 bits]

PW1n, PW2n: Port control word number [4 bits]
PEn: Peripheral register number [4 bits]

SR: ADR/DTR
ADR: Address register
DTR: Data register

r: General register (One of the address from 00H to 0FH of BANK0)

SWR: Status write register SRR: Status read register

(), []: Contents of register or memory M(DH, DL): Data memory specified by DH, DL

Instruction group	Mnemonic	Oper	and	From extinue	0	Instruction format				
Instru	Willemonic	1st	2nd	Function	Operations function	f e d c b a 9 8 7 6 5 4 3 2	1 0			
	AD	r	М	Add M to r	$r \leftarrow (r) + (M)$	0 1 0 0 0 0 DH DL r				
Su	ADS	r	М	ADD M to r, then skip if carry	$r \leftarrow (r) + (M)$, skip carry	0 1 0 0 0 1 DH DL r				
Addition instructions	AC	r	М	Add M to r with carry	$r \leftarrow (r) + (M) + C$	0 1 0 0 1 0 DH DL r				
ıstru	ACS	r	М	Add M to r with carry, then skip if carry	$r \leftarrow (r) + (M) + C$ skip if carry	0 1 0 0 1 1 DH DL r				
n ir	Al	М	ļ I	Add I to M	$M \leftarrow (M) + I$	0 1 0 1 0 0 DH DL I				
ditic	AIS	М	1	Add I to M, then skip if carry	$M \leftarrow (M) + I$, skip if carry	0 1 0 1 0 1 DH DL I				
Ad	AIC	М	ı	Add I to M with carry	$M \leftarrow (M) + I + C$	0 1 0 1 1 0 DH DL I				
	AICS	М		Add I to M with carry, then skip if carry	$M \leftarrow (M) + I + C$, skip if carry	0 1 0 1 1 1 DH DL I				
	SU	r	М	Subtract M from r	$r \leftarrow (r) - (M)$	0 1 1 0 0 0 DH DL r				
S	SUS	r	М	Subtract M from r, then skip if borrow	$r \leftarrow (r) - (M)$, skip if borrow	0 1 1 0 0 1 DH DL r				
tion	SB	r	М	Subtract M from r with borrow	$r \leftarrow (r) - (M) - b$	0 1 1 0 1 0 DH DL r				
Subtraction instructions	SBS	r	М	Subtract M from r with borrow, then skip if borrow	$r \leftarrow (r) - (M)$ –b, skip if borrow	v 0 1 1 0 1 1 DH DL r				
tion	SI	М	1	Subtract I from M	$M \leftarrow (M) - I$	0 1 1 1 0 0 DH DL I				
trac	SIS	М	1	Subtract I from M, then skip if borrow	$M \leftarrow (M) - I$, skip if borrow	0 1 1 1 0 1 DH DL I				
Sub	SIB	М	1	Subtract I from M with borrow	$M \leftarrow (M) - I - b$	0 1 1 1 1 0 DH DL I				
	SIBS	М		Subtract I from M with borrow, then skip if borrw	$M \leftarrow (M) - I - b$, skip if borrow	0 1 1 1 1 DH DL I				
ns	SEQ	r	М	Skip if r equal to M	(r) – (M), skip if zero	0 0 0 1 0 0 DH DL r				
ıctio	SEQI	М	1	Skip if M equal to I	(M) - I, skip if zero	0 0 0 1 0 1 DH DL I				
ารtr	SNEI	М	¦ I	Skip if M not equal to I	(M) – I, skip if not zero	0 0 0 0 0 1 DH DL I				
on ir	SGE	r	М	Skip if r is greater than or equal to M	(r) – (M), skip if not borrow	0 0 0 1 1 0 DH DL r				
Comparison instructions	SLE	r	М	Skip if r is less than M	(r) – M, skip if borrow	0 0 0 0 1 0 DH DL r				
Jup	SGEI	М	I	Skip if M is greater than or equal to I	(M) – I, skip if not borrow	0 0 0 1 1 1 DH DL I				
ŏ	SLEI	М		Skip if M is less than I	(M) – I, skip if borrow	0 0 0 0 1 1 DH DL I				

Continued on next page.

E				I		
Instruction group	Mnemonic	Oper		Function	Operations function	Instruction format
Bull		1st	2nd		() 1115 (8.0)	f e d c b a 9 8 7 6 5 4 3 2 1 0
u o	AND	r	M	AND M with r	$r \leftarrow (r) \text{ AND (M)}$	0 0 1 0 0 0 DH DL r
	ANDI	М	¦ I	AND I with M	$M \leftarrow (M) \text{ AND I}$	0 0 1 0 0 1 DH DL I
gical operati instructions	OR	r	M .	OR M with r	$r \leftarrow (r) OR (M)$	0 0 1 0 1 0 DH DL r
ll op	ORI	М		OR I with M	$M \leftarrow (M) \text{ OR } I$	0 0 1 0 1 1 DH DL I
gice	EXL	r	M	Exclusive OR M with r	$r \leftarrow (r) \text{ XOR (M)}$	0 0 1 1 0 0 DH DL r
P	EXLI	М	<u> </u>	Exclusive OR M with M	$M \leftarrow (M) XOR I$	0 0 1 1 0 1 DH DL I
	SHMR	ľ	M	Shift M right with carry	carry (M)	1 1 1 1 1 1 1 1 0 DH DL
	LD	r	M	Load M to r	r ← (M)	1 1 0 1 0 0 DH DL r
	ST	М	¦ r	Strore r to M	M ← (r)	1 1 0 1 0 1 DH DL r
tions	LDA		r	Load M specified by ADR to r	$r \leftarrow (M_{ADR})$	1 1 1 1 1 0 0 1 1 1 0 0 r
truc	STA	 	r	Store r to M specified by ADR	$M_{ADR} \leftarrow (r)$	1 1 1 1 1 0 0 1 1 1 0 1 r
Transfer instructions	MVRD	r	М	Move M to destination M referring to r in the same row	[DH, rn] ← (M)	1 1 0 1 1 0 DH DL r
Trans	MVRS	М	r	Move source M referring to r to M in the same row	$M \leftarrow (DH, rn)$	1 1 0 1 1 1 DH DL r
	MVSR	M1	M2	Move M to M in the same row	$[DH, DL1] \leftarrow [DH, DL2]$	1 1 1 0 0 0 DH DL DL2
	MVI	М	1	Move I to M	$M \leftarrow I$	1 1 1 0 0 1 DH DL I
est tions	TMT	M	N	Test M bits, then skip if all bits specified are true	if M(N) = all 1, then skip	1 1 1 1 0 0 DH DL N
Bit test instructions	TMF	M	N	Test M bits, then skip if all bits specified are false	if M(N) = all 0, then skip	1 1 1 1 0 1 DH DL N
	JMP	AD	DR	Jump to the address	PC ← ADDR	1 0 ADDR(14 bits)
	JMPA	1		Jump to the address specified by ADR	PC ← (ADR)	0 0 0 0 0 0 0 0 1 1 1 0
	JMPR	ADDR		Jump to the relative address	PC ← (PC) + 1 + ADDR	1 1 1 1 1 0 1 0 ADDR (8 bits)
tions	CAL	ADDR		Call subroutine	PC ← ADDR Stack ← (PC) + 1	1 1 0 0 ADDR(12 bits)
Jump and subroutine instructions	CALA	 		Call subroutine specified by ADR	PC ← (ADR) Stack ← (PC) + 1	0 0 0 0 0 0 0 0 1 1 1 1
tine	RT			Return from subroutine	PC ← Stack	0 0 0 0 0 0 0 0 1 0 0 0
orou	RTS			Return from subroutine and skip	PC ← Stack + 1	0 0 0 0 0 0 0 0 1 0 1 0
nd suk	RTB			Return from subroutine with BANK data	PC ← Stack, BANK ← Stack	1 1 1 1 1 1 1 1 1 0 0
e dwn	RTBS			Return from subroutine with BANK data and skip	PC ← Stack + 1, BANK ← Stack	1 1 1 1 1 1 1 1 1 0 1
,	RTI			Return from interrupt	PC ← Stack, BANK ← Stack, CARRY ← Stack PAGE ← Stack	0 0 0 0 0 0 0 0 1 0 0 1
er	SS	SWR	. N	Set status register	(Status W-reg)N ← 1	1 1 1 1 1 1 1 1 0 0 SWR N
egist tions	RS	SWR	N	Reset status register	(Status W-reg)N ← 0	1 1 1 1 1 1 1 1 0 1 SWR N
Status register instructions	TST	SRR	N	Test status register true	, ,	1 1 1 1 1 0 0 0 0 SRR N
Statu	TSF	SRR	N	Test status register false	if (Status R-reg)N = all0, then skip	
_	PLL		<u> </u>	Load M to PLL register	PLL reg ← PLL data	1 1 1 1 1 0 0 0 1 1 3 K
Internal register transfer instructions	PUT		En	Put data of DTR to perifheral register	PEn ← (DTR)	1 1 1 1 1 0 0 1 1 0 1 0 PEn
Interna	GET	PEn		Get peripheral data to DTR	DTR ← (PEn)	1 1 1 1 1 0 0 1 1 0 1 1 PEn
	SIO	l1	! I2	Serial I/O control	SIO reg ← I1, I2	0 0 0 0 0 0 0 1! 11 12
ctior	UCS			Set I to UCCW1	UCCW1 ← I	0 0 0 0 0 0 0 0 0 0 0 1 1
struk	UCC			Set I to UCCW2	UCCW2 ← I	0 0 0 0 0 0 0 0 0 0 1 0 1
l ii	BEEP		I	Beep control	BEEP reg ← I	0 0 0 0 0 0 0 0 0 1 1 0
ontro	DZC		I	Dead zone control	DZC reg ← I	0 0 0 0 0 0 0 0 1 0 1 1
Hardware control instructions	TMS		I	Set timer register	Timer reg ← I	0 0 0 0 0 0 0 0 1 1 0 0 I
1wai	IOS1	PW1n		Set port control word1	IOS1 reg PW1n ← N	1 1 1 1 1 1 1 0 PW1n N
Harc	IOS2	PW2n	N	Set port control word2	IOS1 reg PW2n ← N	1 1 1 1 1 0 1 1 PW2n N
	1002	1 VVZII	IN	Oct port control wordz	1002 leg i WZII — N	TITIOTI FVVZII IN

Continued from preceding page.

rb dr		Oper	and			Instruction format
Instruction group	Mnemonic	1st	2nd	Function	Operations function	f e d c b a 9 8 7 6 5 4 3 2 1 0
	IN	М	P1n	Input port1 data to M	$M \leftarrow (P1n)$	1 1 1 0 1 0 DH DL P1n
	OUT	М	P1n	Output contents of M to port 1	P1n ← M	1 1 1 0 1 1 DH DL P1n
	INR	М	P2n	Input port 2 data to M	$M \leftarrow (P2n)$	0 0 1 1 1 0 DH DL P2n
I/O instructions	OUTR	М	P2n	Output contents of M to port 2	$P2n \leftarrow (M)$	0 0 1 1 1 1 DH DL P2n
truci	SPB	P1n	N	Set port 1 bits	(P1n)N ← 1	0 0 0 0 0 0 1 0 P1n N
ins	RPB	P1n	N	Reset port 1 bits	(P1n)N ← 0	0 0 0 0 0 0 1 1 P1n N
0	TPT	P1n	N	Test port 1 bits, then skip if all bits specified are true	if (P1n)N = all 1, then skip	1 1 1 1 1 0 0 P1n N
	TPF	P1n	N	Test port 1 bits, then skip if all bits specified are false	if (P1n)N = all 0, then skip	1 1 1 1 1 0 1 P1n N
Bank switching instructions	BANK		I	Select Bank	BANK ← I	1 1 1 1 1 0 0 1 0 0
Table reference instructions	MVTL			Move program memory data specified by ADR to DTR	$DTR \leftarrow (ROM_ADR)$	0 0 0 0 0 0 0 0 0 0 1 1
Stack manipulation instructions	PUSH	S	R	Move ADR/DTR to stack	Stack ← (ADR/DTR)	1 1 1 1 1 0 0 1 1 0 0 0 SR
Stack ma instru	POP	S	R	Move stack to ADR/DTR	ADR/DTR ← Stack	1 1 1 1 1 0 0 1 1 0 0 1 SR
"	PAGE			Set page flag	PAGE flag ← I	0 0 0 0 0 0 0 0 0 1 1 1 I
Other instructions	HALT	I		Halt mode control	HALT reg ← I, then CPU clock stop	0 0 0 0 0 0 0 0 0 1 0 0
Other	CKSTP		· ·	Clock stop	Stop xtal OSC if HOLD = 0	0 0 0 0 0 0 0 0 0 1 0 1
	NOP			No operation	No operation	0 0 0 0 0 0 0 0 0 0 0

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1998. Specifications and information herein are subject to change without notice.