



No. 4968

CMOS LSI

LC72P321

Single-Chip Microcontroller + PLL with On-Chip One-Time PROM

Preliminary

Overview

The LC72P321 is a one-time programmable PROM version of the LC72321/322/323 single-chip microcontroller plus PLL products. The LC72P321 features the same functions, pin assignment and package as the mask ROM LC72321/322/323 and provides an 8K-byte* (4K × 16 bits) PROM on chip. The LC72P321 is optimal for the first phases of end product production when production is ramping up and for reducing the switchover time when specifications change.

Features

- PROM data option switching
The LC72321/322/323 optional functions can be specified with PROM data. This allows trial evaluations with the printed circuit board used in the mass-produced end product.
- 8K-byte* (4K × 16 bits) on-chip PROM
This is a one-time programmable 8K-byte* (4K × 16 bits) PROM.
- Pin assignment and package identical to those in the mask ROM version (pin compatibility)

Note * Keep in mind that the LC72323 has only a 6K byte (3K × 16 bits) ROM size when using the LC72P321


Concerning Sanyo's ROM writing service

Sanyo provides a for-fee PROM writing service for Sanyo on-chip one-time PROM type microcontrollers. This service includes writing the PROM, package printing, screening and data readout confirmation. Contact your Sanyo sales representative for details.

Package Dimensions

unit: mm

3174-QIP80E



Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{DD\ max}$		-0.3 to +6.5	V
Input voltage	V_{IN1}	HOLD, INT, RES, AD1, SNS, G port	-0.3 to +13	V
	V_{IN2}	Inputs other than V_{IN1}	-0.3 to $V_{DD} + 0.3$	V
Output voltage	V_{OUT1}	H port	-0.3 to +15	V
	V_{OUT2}	Outputs other than V_{OUT1}	-0.3 to $V_{DD} + 0.3$	V
Output current	I_{OUT1}	Each pin in the D and H ports	0 to 5	mA
	I_{OUT2}	Each pin in the E and F ports	0 to 3	mA
	I_{OUT3}	Each pin in the B and C ports	0 to 1	mA
	I_{OUT4}	S1 to S28, each pin in the I port	0 to 1	mA
Allowable power dissipation	$P_d\ max$	$T_{opr} = -30\text{ to }+70^\circ\text{C}$	400	mW
Operating temperature	T_{opr}		-30 to +70	°C
Storage temperature	T_{stg}		-45 to +125	°C

Note: This IC has an increased susceptibility to destruction from static discharges and requires special care in handling.

LC72P321

Allowable Operating Ranges at $T_a = -30$ to $+70^\circ\text{C}$, $V_{DD} = 3.5$ to 5.5 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V_{DD1}	CPU and PLL operating	4.5		5.5	V
	V_{DD2}	CPU operating	4.0		5.5	V
	V_{DD3}	Memory retention	1.3		5.5	V
Input high level voltage	V_{IH1}	G port	$0.7 V_{DD}$		8.0	V
	V_{IH2}	$\overline{\text{RES}}, \overline{\text{INT}}, \overline{\text{HOLD}}$	$0.8 V_{DD}$		8.0	V
	V_{IH3}	$\overline{\text{SNS}}$	2.5		8.0	V
	V_{IH4}	A port	$0.6 V_{DD}$		V_{DD}	V
	V_{IH5}	E and F ports	$0.7 V_{DD}$		V_{DD}	V
	V_{IH6}	LCTR (period measurement), V_{DD1}	$0.8 V_{DD}$		V_{DD}	V
Input low level voltage	V_{IL1}	G port	0		$0.3 V_{DD}$	V
	V_{IL2}	$\overline{\text{RES}}, \overline{\text{INT}}$	0		$0.2 V_{DD}$	V
	V_{IL3}	$\overline{\text{SNS}}$	0		1.3	V
	V_{IL4}	A port	0		$0.2 V_{DD}$	V
	V_{IL5}	E and F ports	0		$0.3 V_{DD}$	V
	V_{IL6}	LCTR (period measurement), V_{DD1}	0		$0.2 V_{DD}$	V
	V_{IL7}	$\overline{\text{HOLD}}$	0		$0.4 V_{DD}$	V
Input frequency	f_{IN1}	XIN	4.0	4.5	5.0	MHz
	f_{IN2}	FMIN, V_{IN2}, V_{DD1}	10		130	MHz
	f_{IN3}	FMIN, V_{IN3}, V_{DD1}	10		150	MHz
	f_{IN4}	AMIN (L), V_{IN4}, V_{DD1}	0.5		10	MHz
	f_{IN5}	AMIN (H), V_{IN5}, V_{DD1}	2.0		40	MHz
	f_{IN6}	HCTR, V_{IN6}, V_{DD1}	0.4		12	MHz
	f_{IN7}	LCTR (frequency), V_{IN7}, V_{DD1}	100		500	kHz
	f_{IN8}	LCTR (period), $V_{IH6}, V_{IL6}, V_{DD1}$	1		20×10^3	Hz
Input amplitude	V_{IN1}	XIN	0.50		1.5	Vrms
	V_{IN2}	FMIN	0.10		1.5	Vrms
	V_{IN4}	FMIN	0.15		1.5	Vrms
	V_{IN4}, V_{IN5}	AMIN	0.10		1.5	Vrms
	V_{IN6}, V_{IN7}	LCTR, HCTR	0.10		1.5	Vrms
Input voltage range	V_{IN8}	ADI	0		V_{DD}	V

Electrical Characteristics for the Allowable Operating Ranges

Parameter	Symbol	Conditions	min	typ	max	Unit
Hysteresis	V_H	LCTR (period), $\overline{\text{RES}}, \overline{\text{INT}}$	$0.1 V_{DD}$			V
Rejected pulse width	P_{REJ}	$\overline{\text{SNS}}$			50	μs
Power down detection voltage	V_{DET}		3.0	3.5	4.0	V
Input high level current	I_{IH1}	INT, HOLD, RES, ADI, $\overline{\text{SNS}}$, G port: $V_I = 5.5$ V			3.0	μA
	I_{IH2}	A, E and F ports, with the E and F port outputs off, A port without RDP: $V_I = V_{DD}$			3.0	μA
	I_{IH3}	XIN: $V_I = V_{DD} = 5.0$ V	2.0	5.0	15	μA
	I_{IH4}	FMIN, AMIN, LCTR, HCTR: $V_I = V_{DD} = 5.0$ V	4.0	10	30	μA
	I_{IH5}	A port with PDR: $V_I = V_{DD} = 5.0$ V		50		μA
Input low level current	I_{IL1}	INT, HOLD, RES, ADI, $\overline{\text{SNS}}$, G port: $V_I = V_{SS}$			3.0	μA
	I_{IL2}	A, E and F ports, with the E and F port outputs off, A port without PDR: $V_I = V_{SS}$			3.0	μA
	I_{IL3}	XIN: $V_I = V_{SS}$	2.0	5.0	15	μA
	I_{IL4}	FMIN, AMIN, LCTR, HCTR: $V_I = V_{SS}$	4.0	10	30	μA
Input floating voltage	V_{IF}	A port with RDP			$0.05 V_{DD}$	V
Pull-down resistor	R_{PD}	A port with RDP, $V_{DD} = 5.0$ V	75	100	200	$\text{k}\Omega$
Output high level off leakage current	I_{OFFH1}	EO1, EO2: $V_O = V_{DD}$		0.01	10	nA
	I_{OFFH2}	B, C, D, E, F and I ports: $V_O = V_{DD}$			3.0	μA
	I_{OFFH3}	H port: $V_O = 13$ V			5.0	μA
Output low level off leakage current	I_{OFFL1}	EO1, EO2: $V_O = V_{SS}$		0.01	10	nA
	I_{OFFL2}	B, C, D, E, F and I ports: $V_O = V_{SS}$			3.0	μA


Continued on next page.

Continued from preceding page.

Parameter	Symbol	Conditions	min	typ	max	Unit
Output high level voltage	V_{OH1}	B and C ports: $I_O = 1 \text{ mA}$	$V_{DD} - 2.0$	$V_{DD} - 1.0$	$V_{DD} - 0.5$	V
	V_{OH2}	E and F ports: $I_O = 1 \text{ mA}$	$V_{DD} - 1.0$			V
	V_{OH3}	EO1, EO2: $I_O = 500 \mu\text{A}$	$V_{DD} - 1.0$			V
	V_{OH4}	XOUT: $I_O = 200 \mu\text{A}$	$V_{DD} - 1.0$			V
	V_{OH5}	S1 to S28, I port: $I_O = -0.1 \text{ mA}$	$V_{DD} - 1.0$			V
	V_{OH6}	D port: $I_O = 5 \text{ mA}$	$V_{DD} - 1.0$			V
	V_{OH7}	COM1, COM2: $I_O = 25 \mu\text{A}$	$V_{DD} - 0.75$	$V_{DD} - 0.5$	$V_{DD} - 0.3$	V
Output low level voltage	V_{OL1}	B and C ports: $I_O = 50 \mu\text{A}$	0.5	1.0	2.0	V
	V_{OL2}	E and F ports: $I_O = 1 \text{ mA}$			1.0	V
	V_{OL3}	EO1, EO2: $I_O = 500 \mu\text{A}$			1.0	V
	V_{OL4}	XOUT: $I_O = 200 \mu\text{A}$			1.0	V
	V_{OL5}	S1 to S28, I port: $I_O = 0.1 \text{ mA}$			1.0	V
	V_{OL6}	D port: $I_O = 5 \text{ mA}$			1.0	V
	V_{OL7}	COM1, COM2: $I_O = 25 \mu\text{A}$	0.3	0.5	0.75	V
	V_{OL8}	H port: $I_O = 5 \text{ mA}$	(150 Ω) 0.75		(400 Ω) 2.0	V
Output middle level voltage	V_M1	COM1, COM2: $V_{DD} = 5.0 \text{ V}$, $I_O = 20 \mu\text{A}$	2.0	2.5	3.0	V
A/D conversion error		ADI: V_{DD1}	-1/2		+1/2	LSB
Supply current	I_{DD1}	V_{DD1} , $f_{IN2} = 130 \text{ MHz}$		15	20	mA
	I_{DD2}	$V_{DD} = 5.0 \text{ V}$, PLL stopped, CT = 2.67 μs (hold mode, Figure 1)		2.7		mA
	I_{DD3}	$V_{DD} = 5.0 \text{ V}$, PLL stopped, CT = 13.33 μs (hold mode, Figure 1)		1.7		mA
	I_{DD4}	$V_{DD} = 5.0 \text{ V}$, PLL stopped, CT = 40.00 μs (hold mode, Figure 1)		1.5		mA
	I_{DD5}	$V_{DD} = 5.5 \text{ V}$, PLL stopped, $T_a = 25^\circ\text{C}$ (backup mode, Figure 2)			5	μA
		$V_{DD} = 2.5 \text{ V}$, PLL stopped, $T_a = 25^\circ\text{C}$ (backup mode, Figure 2)			1	μA

Test Circuit

Unit (capacitance: F)








Note: PB to PF, PH and PI are all open. However,
PE and PF must be output selected.

Note: PA to PI, S1 to S24, COM1 and COM2 are all open.

Figure 1 I_{DD2} to 4 in Hold ModeFigure 2 I_{DD5} in Backup Mode

Pin Functions







Pin No.	Symbol	Function	I/O	I/O circuit	PROM mode function
35 34 33 32	PA0 PA1 PA2 PA3	Low threshold type input-only ports These pins can be used for key data acquisition. Pull-down resistors can be specified as an option. This specification is in 4-pin units and cannot be made for individual pins. Input is disabled in backup mode.	Input		
30 29 28 27 26 25 24 23	PB0 PB1 PB2 PB3 PC0 PC1 PC2 PC3	Output-only ports Since the output transistor impedance is due to an unbalanced type CMOS circuit these pins can be used effectively for key scan timing. These pins go to the high-impedance output state in backup mode. These pins go to the low level on a reset (\overline{RES} = low).	Output		
22 21 20 19	PD0 PD1 PD2 PD3	Output-only ports These are normal CMOS outputs. These pins go to the high-impedance output state in backup mode. These pins go to the low level on a reset (\overline{RES} = low).			
18 17 16 15	PE0* ¹ PE1/SCK PE2/SO PE3/SI	I/O ports These ports are switched between input and output mode as follows. The execution of an input instruction (IN, TPT or TPF) locks the corresponding port in input mode and an output instruction (OUT, SPB or RPB) locks the port in output mode. These pins go to input mode on a reset (\overline{RES} = low). In backup mode, these pins go to input mode with input disabled.	I/O		Data I/O PE0: D0 PE1: D1 PE2: D2 PE3: D3 PF0: D4 PF1: D5 PF2: D6 PF3: D7
14 13 12 11	PF0 PF1 PF2 PF3	I/O ports These ports are switched between input and output by the FPC instruction. These ports can be set to input or output in single-pin units. These pins go to input mode on a reset (\overline{RES} = low). In backup mode, these pins go to input mode with input disabled.			A01905
6 5	PG0 PG1	Input-only ports Input is disabled in backup mode.	Input		PROM control signal inputs PG0: CE PG1: OE
4 3	PG2 PG3				A01891

Note: 1. SCK, SO and SI can only be used when the LC72321 is used.

Continued on next page.

LC72P321

Continued from preceding page.

Pin No.	Symbol	Function	I/O	I/O circuit	PROM mode function
10 9 8 7	PH0 PH1/BEEP*2 PH2/DAC1*3 PH3/DAC2	<p>Output-only ports</p> <p>Since these ports are high breakdown voltage open drain n-channel transistor outputs, they can be used effectively for band power supply switching.</p> <p>Note that PH2 and PH3 are also used as the DAC1 and DAC2 outputs.</p> <p>These outputs go to the high-impedance state on a reset (\overline{RES} = low) and in backup mode.</p>	Output		
39 38 37 36	PI0/S25 PI1/S26 PI2/S27 PI3/S28	<p>Output-only ports</p> <p>Although these ports are CMOS outputs they can be switched to use as LCD drivers. The SS and RS instructions are used to switch the pin functions. These pins cannot be switched in single-pin units.</p> <p>These pins are selected as LCD drivers when \overline{RES} is low and when power is first applied and output an LCD off signal at that time.</p> <p>These pins are held at the low level in backup mode.</p> <p>Note that when these pins are used as general-purpose ports under option specification, they output the content of IPORT when LPC is 1 and the content of the general-purpose output port latch when LPC is 0.</p>	Output		
63 to 50	S1 to S14	<p>LCD driver segment outputs</p> <p>The frame frequency is 100 Hz.</p> <p>The drive technique is 1/2 duty - 1/2 bias.</p> <p>These pins output an LCD off signal when \overline{RES} is low and when power is first applied.</p>	I/O		Address inputs S1: A0 to S14: A13
49 to 40	S15 to S24	<p>These pins are held at the low level in backup mode.</p> <p>These ports can be used as general-purpose output ports under option specification.</p>	Output		
65 64	COM1 COM2	<p>LCD driver common outputs</p> <p>The drive technique is 1/2 duty - 1/2 bias.</p> <p>These pins output the same signals when \overline{RES} is low and when power is first applied as they do in normal operation.</p> <p>These pins are held at the low level in backup mode.</p>	Output		
74	FMIN	<p>FM VCO (local oscillator) input</p> <p>Input must be applied using capacitor coupling.</p> <p>Input frequency range: 10 to 130 MHz</p>	Input		
75	AMIN	<p>AM VCO (local oscillator) input</p> <p>Input must be applied using capacitor coupling.</p> <p>The bandwidth accepted by this pin can be selected by the PLL instruction CW1 bit as follows.</p> <p>High (2 to 40 MHz) → SW</p> <p>Low (0.5 to 10 MHz) → LW, MW</p>			







Note: 2. The BEEP pin can only be used when the LC72321 is used.

3. DAC1 and DAC2 cannot be used in the LC72323.

Continued on next page.

LC72P321

Continued from preceding page.

Pin No.	Symbol	Function	I/O	I/O circuit	PROM mode function
70	HCTR	Universal counter input Input must be applied using capacitor coupling. Input frequency range: 0.4 to 12 MHz This counter is effective for FM IF and AM IF counting.	Input		
71	LCTR	Universal counter input Input must be applied using capacitor coupling for inputs in the 100 to 150 kHz range. Capacitor coupling is not required for inputs in the 1 to 20 Hz range. This counter can be used for AM IF counting.	Input		A01897
69	ADI	A/D converter input A 6-bit successive-approximation conversion requires 1.28 ms. Full scale (the voltage for which the result is 3FH) is 63/96 of VDD.	Input		A01888
66	INT	Interrupt request input An interrupt occurs when the INTEN flag is set (by the SS instruction) and a falling edge signal is applied.	Input		A01888
77	EO1	Reference frequency and programmable divider output	Output		
78	EO2	phase comparator error outputs These pin circuits include a charge pump. EO1 and EO2 are identical.			A01890
72	SNS	Input used to determine whether a power failure has occurred in backup mode This pin can also be used as a normal input port.	Input		A01901
67	HOLD	Input that sets the LC72P321 to hold mode The LC72P321 goes to hold mode when the HOLDEN flag is set (with an SS instruction) and HOLD is set to low. A high breakdown voltage circuit is used here so that this pin can be used in conjunction with a normal power switch.	Input		A01901
68	RES	System reset input A low level that lasts at least 75 ms must be provided to assure a power-up reset. The reset starts after at least 6 master clock cycles have been input.	Input		A01888
1 80	XIN XOUT	Crystal oscillator connections (4.5 MHz) A feedback resistor is built in.	Input Output		A01802
79 2	TEST1 TEST2	LSI test pins. These pins must be connected to VSS in normal operation.			
31, 73	V _{DD}	Power supply + connections. Both pins must be connected to the power supply.			Write power supply V _{PP}
76	V _{SS}	Power supply - connection			

LC72P321

Options

No.	Description	Selections
1	WDT (watchdog timer) inclusion selection	WDT included
		No WDT
2	Port A pull-down resistor inclusion selection	Pull-down resistors included
		No pull-down resistors
3	Cycle time selection	2.67 μ s
		13.33 μ s
		40.00 μ s
4	LCD port/general purpose port selection	LCD ports
		General purpose output ports

Usage Notes

The LC72P321 is provided for early production of end products based on the Sanyo LC72321/322/323 microcontrollers. Keep the following points in mind when using this product.

1. Differences between the LC72P321 and the LC72321/322/323

Parameter	LC72P321	LC72321/322/323
Operating temperature (Topg)	-30 to +70 °C	-40 to +85°C
Operation immediately following power-on	After the 75 ms power on reset period, the LSI internal option settings are set up during a period of about 1 ms. After that operation completes, program execution starts with the program counter set to location 0.	After the 75 ms power on reset period, program execution starts with the program counter set to location 0.
Input type of the A port immediately following power on*	No pull-down resistors	Pull-down resistors are included or not according to the option specifications.
Output type of the S1 to S28 outputs immediately following power-on*	LCD ports	These pins function as either LCD ports or general-purpose output ports according to the option specifications.
Power-down detection voltage (VDET)	Minimum: 3.0 V Typical 3.5 V Maximum: 4.0 V	Minimum: 2.7 V Typical: 3.0 V Maximum: 3.3 V
Current drain	I _{DD2}	Conditions: V _{DD} = 5.0 V, PLL stopped CT = 2.67 μ s (HOLD mode, figure 1) Typical: 2.7 mA
	I _{DD3}	Conditions: V _{DD} = 5.0 V, PLL stopped CT = 13.33 μ s (HOLD mode, figure 1) Typical: 1.7 mA
	I _{DD4}	Conditions: V _{DD} = 5.0 V, PLL stopped CT = 40.00 μ s (HOLD mode, figure 1) Typical: 1.5 mA
The TEST1 and TEST2 pins	These are LSI test pins and must be connected to V _{SS} .	These are LSI test pins and must be either left open or connected to V _{SS} .

Note: This refers to the option setup time of about 1 ms that occurs following the period of about 75 ms from power application.

2. PLA and options

The LC72P321 uses address 2000H to 201FH in the same address space as program memory for the PLA pattern and addresses 2020H to 2033H for specifying the options. This option specification allows the LC72P321 to implement the same option setup as the target LC72321/322/323 product.

LC72P321

- LC72P321 option types

Symbol	Option Type	Selections
WDT	WDT (watchdog timer) inclusion selection	WDT included
		No WDT
APPDN	A port pull-down resistor inclusion selection	Pull-down resistors included
		No pull-down resistors
CTIM	Cycle time selection	2.67 μ s
		13.33 μ s
		40.00 μ s
LCDP	LCD port/general purpose port selection	LCD ports
		General purpose output ports

Note that these options are not set up until the 1 ms option setup period, which follows 75 ms after power is first applied, has passed.

3. Mass production product printed circuit board

When using the LC72P321 with the mass production product printed circuit board used with the LC72321/322/323 end product, always connect both the TEST1 and TEST2 pins to V_{SS} and always connect both V_{DD} pins 31 and 73 to the + side of the power supply.

4. PROM space

2033H	Area reserved for Sanyo use	
2024H		
2023H	LCDP	Option specification area
2022H	CTIM	
2021H	APPDN	
2020H	WDT	
201FH	PLA2	
2010H		PLA specification area
200FH	PLA1	
2000H		
1FFFH		Program area 8K bytes (4K x 16 bits)
0000H		

5. ROM ordering techniques when using the Sanyo (for-fee) PROM writing service

- When ordering one-time versions and mask ROM versions at the same time

Provide a filled-out one-time version order form along with a PROM to which the mask ROM version program and option data have been written and the mask ROM order form.


- When ordering one-time versions only

Provide a filled-out one-time version order form along with a PROM to which the program and option data have been written.

6. Conditions prior to mounting

- Products written by the user

When the LC72P321 is purchased before the PROM has been written, it must be mounted according to the following procedure.



- Products written by Sanyo

When the LC72P321 is purchased after the PROM has been written, it must be mounted according to the following procedure.

Note: Since it is not possible to perform a full test of one-time PROM microcontrollers (i.e., products in which the PROM has not been written) before shipment, there will be some reduction in the writing yield.

Usage Techniques

1. Techniques for writing the on-chip PROM

There are two techniques for writing to the LC72P321 on-chip PROM as follows.

- Using a general-purpose EPROM programmer

If a general-purpose EPROM programmer is to be used, the PROM can be written by using a special-purpose PROM writing socket, the LC72E32 ADAPTER FOR EPROM PROGRAMMER. The EPROM programmer should be set to use the "27512 (V_{pp} = 12.5 V) Intel high-speed write" technique. The address range should be set to locations 0 to 2033H.


- Using the RE32 in-circuit emulator

If the RE32 in-circuit emulator is to be used for PROM writing, the PROM can be written by using a special-purpose PROM writing socket, the LC72E32 Adapter for RE32 Programmer. Use the PGOTP command as the writing technique.

LC72P321

2. Special-purpose PROM writing socket

As mentioned above, there are two special-purpose PROM writing sockets. These sockets must only be used for their intended writing technique.



General-purpose EPROM programmer adapter:

Product name: LC72E32 Adapter for EPROM Programmer


Product code: NDK-DC-001-A

RE32 in-circuit emulator adapter:

Product name: LC72E32 Adapter for RE32


Product code: NDK-DC-003-A

Pin Assignment



LC72P321

Block Diagram



LC72P321 Instruction Table

Abbreviations:

ADDR: Program memory address [12 bits]
 b: Borrow
 B: Bank number [2 bits]
 C: Carry
 DH: Data memory address high (row address) [2 bits]
 DL: Data memory address low (column address) [4 bits]
 I: Immediate data [4 bits]
 M: Data memory address
 N: Bit position [4 bits]
 Pn: Port number [4 bits]
 r: General register (one of the locations 00 to 0FH in bank 0)
 Rn: Register number [4 bits]
 (): Contents of register or memory
 ()n: Contents of bit N of register or memory

Instruction Group	Mnemonic	Operand		Function	Operation	Machine code													
		1st	2nd			D15	14	13	12	11	10	9	8	7	6	5	4	3	2
Addition instructions	AD	r	M	Add M to r	$r \leftarrow (r) + (M)$	0	1	0	0	0	0	DH	DL		Rn				
	ADS	r	M	Add M to r, then skip if carry	$r \leftarrow (r) + (M)$ skip if carry	0	1	0	0	0	1	DH	DL		Rn				
	AC	r	M	Add M to r with carry	$r \leftarrow (r) + (M) + C$	0	1	0	0	1	0	DH	DL		Rn				
	ACS	r	M	Add M to r with carry, then skip if carry	$r \leftarrow (r) + (M) + C$ skip if carry	0	1	0	0	1	1	DH	DL		Rn				
	AI	M	I	Add I to M	$M \leftarrow (M) + I$	0	1	0	1	0	0	DH	DL		I				
	AIS	M	I	Add I to M, then skip if carry	$M \leftarrow (M) + I$ skip if carry	0	1	0	1	0	1	DH	DL		I				
	AIC	M	I	Add I to M with carry	$M \leftarrow (M) + I + C$	0	1	0	1	1	0	DH	DL		I				
	AICS	M	I	Add I to M with carry, then skip if carry	$M \leftarrow (M) + I + C$ skip if carry	0	1	0	1	1	1	DH	DL		I				
Subtraction instructions	SU	r	M	Subtract M from r	$r \leftarrow (r) - (M)$	0	1	1	0	0	0	DH	DL		Rn				
	SUS	r	M	Subtract M from r, then skip if borrow	$r \leftarrow (r) - (M)$ skip if borrow	0	1	1	0	0	1	DH	DL		Rn				
	SB	r	M	Subtract M from r with borrow	$r \leftarrow (r) - (M) - b$	0	1	1	0	1	0	DH	DL		Rn				
	SBS	r	M	Subtract M from r with borrow, then skip if borrow	$r \leftarrow (r) - (M) - b$ skip if borrow	0	1	1	0	1	1	DH	DL		Rn				
	SI	M	I	Subtract I from M	$M \leftarrow (M) - I$	0	1	1	1	0	0	DH	DL		I				
	SIS	M	I	Subtract I from M, then skip if borrow	$M \leftarrow (M) - I$ skip if borrow	0	1	1	1	0	1	DH	DL		I				
	SIB	M	I	Subtract I from M with borrow	$M \leftarrow (M) - I - b$	0	1	1	1	1	0	DH	DL		I				
	SIBS	M	I	Subtract I from M with borrow, then skip if borrow	$M \leftarrow (M) - I - b$ skip if borrow	0	1	1	1	1	1	DH	DL		I				
Comparison instructions	SEQ	r	M	Skip if r equals M	$r = M$ skip if zero	0	0	0	0	0	1	DH	DL		Rn				
	SGE	r	M	Skip if r is greater than or equal to M	$r = M$ skip if not borrow $(r) \geq (M)$	0	0	0	0	1	1	DH	DL		Rn				
	SEQI	M	I	Skip if M equal to I	$M = I$ skip if zero	0	0	1	1	0	1	DH	DL		I				
	SGEI	M	I	Skip if M is greater than or equal to I	$M = I$ skip if not borrow $(M) \geq I$	0	0	1	1	1	1	DH	DL		I				

LC72P321

Continued from preceding page.

Instruction Group	Mnemonic	Operand		Function	Operation	Machine code													
		1st	2nd			D15	14	13	12	11	10	9	8	7	6	5	4	3	2
Logical operation instructions	AND	M	I	AND I with M	$M \leftarrow (M) \wedge I$	0	0	1	1	0	0	DH	DL		I				
	OR	M	I	OR I with M	$M \leftarrow (M) \vee I$	0	0	1	1	1	0	DH	DL		I				
	EXL	r	M	Exclusive OR M with r	$r \leftarrow (r) \oplus (M)$	0	0	1	0	0	0	DH	DL		Rn				
Transfer instructions	LD	r	M	Load M to r	$r \leftarrow (M)$	1	0	0	0	0	0	DH	DL		Rn				
	ST	M	r	Store r to M	$M \leftarrow (r)$	1	0	0	0	0	1	DH	DL		Rn				
	MVRD	r	M	Move M to destination M referring to r in the same row	$[DH, Rn] \leftarrow (M)$	1	0	0	0	1	0	DH	DL		Rn				
	MVRS	M	r	Move source M referring to r to M in the same row	$M \leftarrow [DH, Rn]$	1	0	0	0	1	1	DH	DL		Rn				
	MVSR	M1	M2	Move M to M in the same row	$[DH, DL1] \leftarrow [DH, DL2]$	1	0	0	1	0	0	DH	DL1		DL2				
	MVI	M	I	Move I to M	$M \leftarrow I$	1	0	0	1	0	1	DH	DL		I				
	PLL	M	r	Load M to PLL registers	PLL r \leftarrow PLL DATA	1	0	0	1	1	0	DH	DL		Rn				
Bit test instructions	TMT	M	N	Test M bits, then skip if all bits specified are true	if M (N) = all "1", then skip	1	0	1	0	0	1	DH	DL		N				
	TMF	M	N	Test M bits, then skip if all bits specified are false	if M (N) = all "0", then skip	1	0	1	0	1	1	DH	DL		N				
Jump and subroutine call instructions	JMP	ADDR		Jump to the address	$PC \leftarrow ADDR$	1	0	1	1	ADDR (12 bits)									
	CAL	ADDR		Call subroutine	$PC \leftarrow ADDR$ $Stack \leftarrow (PC) + I$	1	1	0	0	ADDR (12 bits)									
	RT			Return from subroutine	$PC \leftarrow Stack$	1	1	0	1	0	1	0	0	0	0	0	0	0	0
	RTI			Return from interrupt	$PC \leftarrow Stack$	1	1	0	1	0	1	0	1	0	0	0	0	0	0
F/F test instructions	TTM	N		Test timer F/F then skip if it has not been set	if timer F/F = "0", then skip	1	1	0	1	0	1	1	0	0	0	0			N
	TUL	N		Test unlock F/F then skip if it has not been set	if UL F/F = "0", then skip	1	1	0	1	0	1	1	1	0	0	0			N
Status register instructions	SS	N		Set status register	(Status register 1) $N \leftarrow 1$	1	1	0	1	1	1	0	0	0	0				N
	RS	N		Reset status register	(Status register 1) $N \leftarrow 0$	1	1	0	1	1	1	0	1	0	0	0			N
	TST	N		Test status register true	if (Status register 2) N = all "1", then skip	1	1	0	1	1	1	1	0	0	0	0			N
	TSF	N		Test status register false	if (Status register 2) N = all "0", then skip	1	1	0	1	1	1	1	1	0	0	0			N
Bank switching instructions	BANK	B		Select bank	$BANK \leftarrow B$	1	1	0	1	0	0	B	0	0	0	0	0	0	0

Continued on next page.

LC72P321

Continued from preceding page.

Instruction Group	Mnemonic	Operand		Function	Operation	Machine code														
		1st	2nd			D15	I4	I3	I2	I1	I0	9	8	7	6	5	4	3	2	1
I/O instructions	LCD	M	I	Output segment pattern to LCD digit direct	LCD (DIGIT) ← M	1	1	1	0	0	0	DH	DL	DIGIT						
	LCP	M	I	Output segment pattern to LCD digit through PLA	LCD (DIGIT) ← PLA ← M	1	1	1	0	0	1	DH	DL	DIGIT						
	IN	M	P	Input port data to M	M ← (Port (P))	1	1	1	0	1	0	DH	DL	P						
	OUT	M	P	Output contents of M to port	(Port (P)) ← M	1	1	1	0	1	1	DH	DL	P						
	SPB	P	N	Set port bits	(Port (P)) N ← 1	1	1	1	1	0	0	0	0	P	N					
	RPB	P	N	Reset port bits	(Port (P)) N ← 0	1	1	1	1	0	1	0	1	P	N					
	TPT	P	N	Test port bits, then skip if all bits specified are true	if (Port (P)) N = all "1", then skip	1	1	1	1	1	0	1	0	P	N					
Universal counter instructions	UCS	I		Set I to UCCW1	UCCW1 ← I	0	0	0	0	0	0	0	1	0	0	0	0	I		
	UCC	I		Set I to UCCW2	UCCW2 ← I	0	0	0	0	0	0	0	1	1	0	0	0	0	1	
Other instructions	FPC	N		F port I/O control	FPC latch ← N	0	0	0	1	0	0	0	0	0	0	0	0	N		
	CKSTP			Clock stop	Stop clock if HOLD = 0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	
	DAC	I		Load M to D/A registers	DA reg ← DAC DATA	0	0	0	0	0	0	1	0	0	0	0	0	I	*3	
	SIO	I1	I2	Serial I/O control	SIOCW ← I1, I2	0	0	0	1	0	0	1	1		I1		I2			
	SIOL	M	I	Load SIO reg to M	M ← SIO reg	0	0	0	1	1	0	DH	DL	I						*1
	SIOS	M	I	Store M to SIO reg	SIO reg ← M	0	0	0	1	0	1	DH	DL	I						
	BEEP	I		Beep control	BEEP reg ← I	0	0	0	1	0	0	1	0	0	0	0	0	I	*2	
	NOP			No operation		0	0	0	0	0	0	0	0	0	0	0	0	0	0	

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.