

Ordering number : EN4453A

CMOS IC

**LC74760, 74760M**

On-Screen Display IC

## Overview


The LC74760 and LC74760M are on-screen display CMOS ICs that superimpose text and low-level graphics onto a TV screen (video signal) under microprocessor control. The display characters have a 12 by 18 dot structure, and 128 characters are provided. The display area consists of 12 lines of 24 characters each.

## Features


- Display structure: 12 lines by 24 characters (up to 288 characters)
- Number of displayed characters: Up to 288 characters
- Character configuration: 12 (W) by 18 (H) dot structure
- Character sizes: Three sizes (normal, double, and triple sizes)
- Display starting positions: 64 horizontal and 64 vertical locations
- Reverse video function: Characters can be inverted on a per character basis.
- Flashing types: Two types with periods of 0.5 and 1.0 second on a per character basis (duty fixed at 50%)
- Background color: One of eight colors (when internal synchronization used)
- External control input: Serial data input in 8-bit units
- Built-in horizontal/vertical sync separation circuit, AFC circuit, and synchronization detector
- Video output: Composite video signal output in NTSC, PAL, PAL-M, PAL-N, PAL60, NTSC4.43, or SECAM format

## Package Dimensions

unit: mm

**3061-DIP30S**

unit: mm

**3073A-MFP30S**

## LC74760, 74760M

### Specifications

#### Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Condition	Rating	Unit
Maximum supply voltage	$V_{DD}$ max	$V_{DD1}, V_{DD2}$ pins	$V_{SS} - 0.3$ to $V_{SS} + 7.0$	V
Maximum input voltage	$V_{IN}$ max	All input pins	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Maximum output voltage	$V_{OUT}$ max	$\overline{\text{Hsync}}_{\text{OUT}}, \overline{\text{Vsync}}_{\text{OUT}}, \overline{\text{Sync}}_{\text{DET}}$ pins	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Allowable power dissipation	$P_d$ max		300	mW
Operating temperature	$T_{opr}$		-30 to +70	$^\circ\text{C}$
Storage temperature	$T_{stg}$		-40 to +125	$^\circ\text{C}$

#### Allowable Operating Ranges at $T_a = -30$ to $+70^\circ\text{C}$

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Supply voltage	$V_{DD1}$	$V_{DD1}$ pin	4.5	5.0	5.5	V
	$V_{DD2}$	$V_{DD2}$ pin	4.5	5.0	1.27 $V_{DD1}$	V
Input high level voltage	$V_{IH1}$	$\overline{\text{Rst}}, \overline{\text{Cs}}, \overline{\text{Sin}}, \overline{\text{Sclk}}$ pins	0.8 $V_{DD1}$		$V_{DD1} + 0.3$	V
	$V_{IH2}$	SECAM, 525/625, NTSC/PAL, 3.58/4.43 pins	0.7 $V_{DD1}$		$V_{DD1} + 0.3$	V
Input low level voltage	$V_{IL1}$	$\overline{\text{Rst}}, \overline{\text{Cs}}, \overline{\text{Sin}}, \overline{\text{Sclk}}$	$V_{SS} - 0.3$		0.2 $V_{DD1}$	V
	$V_{IL2}$	SECAM, 525/625, NTSC/PAL, 3.58/4.43 pins	$V_{SS} - 0.3$		0.3 $V_{DD1}$	V
Input voltage	$V_{IN}$	FC, $\overline{\text{AMP}}_{\text{IN}}$ pins	$V_{SS} - 0.3$		$V_{DD1} + 0.3$	V
Composite video signal input voltage	$V_{IN1}$	CVIN pins		2 $V_{PP}$		V
	$V_{IN2}$	CV <sub>CR</sub> pins		2 $V_{PP}$		V
	$V_{IN3}$	$\overline{\text{Sync}}_{\text{IN}}$ pins		2 $V_{PP}$	2.5 $V_{PP}$	V
Oscillator frequency	$F_{OSC1}$	Xtal <sub>IN1</sub> , Xtal <sub>OUT1</sub> pins; 4fsc: NTSC		14.318		MHz
		Xtal <sub>IN2</sub> , Xtal <sub>OUT2</sub> pins; 4fsc: PAL		17.734		MHz
	$F_{OSC2}$	Xtal <sub>IN2</sub> , Xtal <sub>OUT2</sub> pins; 4fsc: PAL-M		14.302		MHz
		Xtal <sub>IN2</sub> , Xtal <sub>OUT2</sub> pins; 4fsc: PAL-N		14.328		MHz

#### Electrical Characteristics at $T_a = -30$ to $+70^\circ\text{C}$ , with $V_{DD1} = V_{DD2} = 5$ V unless otherwise specified

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Output off leakage current	$I_{leak1}$	$\overline{\text{Vout}}$ pin			10	$\mu\text{A}$
Input off leakage current	$I_{leak2}$	$V_{IN}, \overline{\text{CV}}_{\text{CR}}$ pins			10	$\mu\text{A}$
Output high level voltage	$V_{OH}$	$\overline{\text{Hsync}}_{\text{OUT}}, \overline{\text{Vsync}}_{\text{OUT}}, \overline{\text{Sync}}_{\text{DET}}, \text{SECAM}, 525/625, \text{NTSC/PAL}, 3.58/4.43, \text{AMP}_{\text{OUT}}, \text{PD}_{\text{OUT}}$ pins; $V_{DD1} = 4.5$ V, $I_{OH} = -1.0$ mA	3.5			V
Output low level voltage	$V_{OL}$	$\overline{\text{Hsync}}_{\text{OUT}}, \overline{\text{Vsync}}_{\text{OUT}}, \overline{\text{Sync}}_{\text{DET}}, \text{SECAM}, 525/625, \text{NTSC/PAL}, 3.58/4.43, \text{AMP}_{\text{OUT}}, \text{PD}_{\text{OUT}}$ pins; $V_{DD1} = 4.5$ V, $I_{OL} = 1.0$ mA			1.0	V
Input current	$I_{IH}$	RST, CS, SIN, SCLK, SECAM, 525/625, NTSC/PAL, 3.58/4.43 pins; $V_{IN} = V_{DD1}$			1	$\mu\text{A}$
	$I_{IL}$	SECAM, 525/625, NTSC/PAL, 3.58/4.43 pin; $V_{IN} = V_{SS}$	-1			$\mu\text{A}$
Oscillator frequency	$F_{osc3}$	$\text{VCO}_{\text{IN}}, \text{VCO}_{\text{OUT}}$ pins; FC = 1/2 $V_{DD1}$		14.12		MHz
Operating current dissipation	$I_{DD1}$	$V_{DD1}$ pin; All outputs open, Xtal: 4fsc			15	mA
	$I_{DD2}$	$V_{DD2}$ pin; $V_{DD2} = 5.0$ V			20	mA

#### Timing Characteristics at $T_a = -30$ to $+70^\circ\text{C}$ , $V_{DD} = 5 \pm 0.5$ V

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Minimum input pulse width	$t_{W(SCLK)}$	SCLK pin	200			ns
	$t_{W(CS)}$	CS pin (during periods when $\overline{\text{CS}}$ is high)	1			$\mu\text{s}$
Data setup time	$t_{SU(CS)}$	$\overline{\text{CS}}$ pin	200			ns
	$t_{SU(SIN)}$	SIN pin	200			ns
Data hold time	$t_{h(CS)}$	$\overline{\text{CS}}$ pin	2			$\mu\text{s}$
	$t_{h(SIN)}$	SIN pin	200			ns
One word write time	$t_{word}$	Write time for 8 bits of data	4.2			$\mu\text{s}$
	$t_{wt}$	RAM data write time	1			$\mu\text{s}$

## LC74760, 74760M


---

### Pin Functions


Pin No.	Symbol	Function	Description
1	V <sub>SS</sub>	Ground	Ground connection
2	Xtal <sub>IN1</sub>	Crystal oscillator connection	Connection for the crystal and capacitor used to form the crystal oscillator that generates the internal synchronization signal. (For an NTSC crystal oscillator 4fsc = 14.318 MHz.)
3	Xtal <sub>OUT1</sub>		
4	H SYNC <sub>OUT</sub>	Horizontal synchronization output	Outputs the horizontal synchronization signal (AFC). The polarity can be selected with a metal switch.
5	Xtal <sub>IN2</sub>	Crystal oscillator connection	Connection for the crystal and capacitor used to form the crystal oscillator that generates the internal synchronization signal. (For a PAL crystal oscillator 4fsc = 17.734 MHz.)
6	Xtal <sub>OUT2</sub>		
7	V SYNC <sub>OUT</sub>	Vertical synchronization output	Outputs the vertical synchronization signal. The polarity can be selected with a metal switch.
8	CS	Enable input	Enables/disables serial data input. Serial data is enabled when this pin is low. Pull-up resistor built in (hysteresis input).
9	SIN	Data input	Serial data input. Pull-up resistor built in (hysteresis input).
10	SCLK	Clock input	Clock input for serial data input. Pull-up resistor built in (hysteresis input).
11	SECAM	SECAM mode switch input	Switches between SECAM and other modes. Low = other modes, high = SECAM mode
12	525/625	525/625 switch input	Switches between 525 scan lines and 625 scan lines. Low = 525 lines, high = 625 lines
13	NTSC/PAL	NTSC/PAL switch input	Switches the color mode between NTSC and PAL. Low = NTSC, high = PAL
14	3.58/4.43	3.58/4.43 switch input	Switch FSC between 3.58 MHz and 4.43 MHz. Low = 3.58, high = 4.43
15	RST	Reset input	System reset input pin, low is active (reset). Pull-up resistor built in (hysteresis input).
16	CV <sub>OUT</sub>	Video signal output	Composite video output
17	V <sub>DD2</sub>	Power supply connection	Power supply connection for composite video signal level generation
18	CV <sub>IN</sub>	Video signal input	Composite video input
19	CV <sub>CR</sub>	Video signal input	SECAM chroma signal input
20	SYNC <sub>IN</sub>	Sync separator circuit input	Built-in sync separator circuit video signal input
21	SEP <sub>C</sub>	Sync separator circuit	Built-in sync separator circuit (AMP out)
22	V <sub>SS</sub>	Ground	Ground connection
23	PD <sub>OUT</sub>	Control voltage output	AFC control voltage output
24	AMP <sub>IN</sub>	AFC filter connection	Filter connection
25	AMP <sub>OUT</sub>		
26	FC	Control voltage input	AFC control voltage input
27	VCO <sub>IN</sub>	LC oscillator connection	VCO LC oscillator circuit coil and capacitor connection
28	VCO <sub>OUT</sub>		
29	SYNC <sub>DET</sub>	External synchronization signal detection output	Outputs the exclusive NOR of the horizontal synchronization signal (AFC) and CSYNC (sync separator).
30	V <sub>DD1</sub>	Power supply connection	Power supply connection (+5 V: digital system power supply)

## LC74760, 74760M

### Pin Assignment




### Serial Data Input Timing



A01375

## LC74760, 74760M

### System Block Diagram



LC74760, 74760M

## Display Control Commands

Display control commands are input in an 8-bit serial format. Commands consist of a command identification code in the first byte and data in the second and following bytes. The following commands are supported.

- 1 COMMAND0: Display memory (VRAM) write address setting command
  - 2 COMMAND1: Display character data write command
  - 3 COMMAND2: Vertical display start position and character size (lines 1 and 2) setting command
  - 4 COMMAND3: Horizontal display start position and character size (lines 9 and 11) setting command
  - 5 COMMAND4: Display control setting command 1
  - 6 COMMAND5: Display control setting command 2
  - 7 COMMAND6: Display control setting command 3
  - 8 COMMAND7: Display control setting command 4

## Display Control Command Table

Command	First byte								Second byte							
	Command identification code				Data				Data							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
COMMAND0 Write address	1	0	0	0	V3	V2	V1	V0	0	0	0	H4	H3	H2	H1	H0
COMMAND1 Character write	1	0	0	1	0	0	at2	at1	0	c6	c5	c4	c3	c2	c1	c0
COMMAND2 Vertical display start position	1	0	1	0	SZ 21	SZ 20	SZ 11	SZ 10	0	0	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0
COMMAND3 Horizontal display start position	1	0	1	1	SZ B1	SZ B0	SZ 91	SZ 90	0	0	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0
COMMAND4 Display control 1	1	1	0	0	RST	RAM	OSC	RND	0	I/N	BLK 1	BLK 0	BK 1	ATS	0	DSP
COMMAND5 Display control 2	1	1	0	1	PH 2	PH 1	PH 0	I/E	0	TST	CHAL	BLK	RSL 1	RSL 0	0	0
COMMAND6 Display control 3	1	1	1	0	MOD 3	MOD 2	MOD 1	MOD 0	0	0	0	0	IOS	BCL 1	BCL 0	CB
COMMAND7 Display control 4	1	1	1	1	0	0	0	LINS	0	0	LIN 5	LIN 4	LIN 3	LIN 2	LIN 1	LIN 0

Once the command identification code in the first byte is written, it is stored internally until the first byte of the following command is written. However, when the display character data write command (COMMAND1) is written, the system becomes locked in display character data write mode, and the first byte cannot be overwritten.

When the CS pin is set high the command state is set to COMMAND0, i.e., display memory write address setting mode.

- ## 1 COMMAND0: Display Memory Write Address Setting Mode

## First data byte

DA0 to DA7	Register name	Register content		Note
		State	Function	
7	—	1		
6	—	0		
5	—	0	The command 0 identification code: sets the display memory write address.	
4	—	0		
3	V3	0		
		1		
2	V2	0		
		1		
1	V1	0	Display memory line address (from 0 to B (hexadecimal))	
		1		
0	V0	0		
		1		

## LC74760, 74760M

---

### Second byte

DA0 to DA7	Register name	Register content		Note
		State	Function	
7	—	0	Second byte identification code	Display memory character address (from 0 to 17 (hexadecimal))
6	—	0		
5	—	0		
4	H4	0		
		1		
3	H3	0		
		1		
2	H2	0		
		1		
1	H1	0		
		1		
0	H0	0		
		1		

Note: When the chip is reset by the RST pin, the register states (bits) are all cleared to 0.

## 2 COMMAND1: Display Character Data Write Command

### First byte

DA0 to DA7	Register name	Register content		Note
		State	Function	
7	—	1	The command 1 identification code: sets the display memory write address.	When this command is entered, the chip locks in display character write mode until the CS pin is set high.
6	—	0		
5	—	0		
4	—	1		
3	—	0		
2	—	0		
1	at2	0	Turns character attribute 2 off.	Specifies highlight or flashing.
		1	Turns character attribute 2 on.	
0	at1	0	Turns character attribute 1 off.	Specifies reverse video.
		1	Turns character attribute 1 on.	

### Second byte

DA0 to DA7	Register name	Register content		Note
		State	Function	
7	—	0	Character code (from 00 to 7F (hexadecimal))	
6	c6	0		
		1		
5	c5	0		
		1		
4	c4	0		
		1		
3	c3	0		
		1		
2	c2	0		
		1		
1	c1	0		
		1		
0	c0	0		
		1		

Note: When the chip is reset by the RST pin, the register states (bits) are all cleared to 0.

## LC74760, 74760M


### 3 COMMAND2: Vertical Display Position Setting Command

First byte

DA0 to DA7	Register name	Register content			Note	
		State	Function			
7	—	1	The command 2 identification code: sets the vertical display position.			
6	—	0				
5	—	1				
4	—	0				
3	SZ21	0	SZ20 SZ21	0	Character size for the second line	
		1	0	Normal size		
2	SZ20	0	1	Double size		
		1	1	Triple size		
1	SZ11	0	SZ10 SZ11	0	Character size for the first line	
		1	0	Normal size		
0	SZ10	0	1	Double size		
		1	1	Triple size		

Second byte

DA0 to DA7	Register name	Register content			Note	
		State	Function			
7	—	0	Second byte identification code			
6	—	0				
5	VP5 (MSB)	0	The vertical display start position is given by			
		1	$VS = H \times \left( \sum_{n=0}^{5} 2^n VP_n \right)$			
4	VP4	0	where H is the horizontal synchronization pulse period.			
		1				
3	VP3	0				
		1				
2	VP2	0				
		1				
1	VP1	0				
		1				
0	VP0 (LSB)	0				
		1				



Note: When the chip is reset by the RST pin, the register states (bits) are all cleared to 0.

### 4 COMMAND3: Horizontal Display Position Setting Command

First byte

DA0 to DA7	Register name	Register content			Note	
		State	Function			
7	—	1	The command 3 identification code: sets the horizontal display position.			
6	—	0				
5	—	1				
4	—	1				
3	SZB1	0	SZB0 SZB1	0	The character size for the eleventh line.	
		1	0	Normal size		
2	SZB0	0	1	Double size		
		1	1	Triple size		
1	SZ91	0	SZ90 SZ91	0	The character size for the ninth line.	
		1	0	Normal size		
0	SZ90	0	1	Double size		
		1	1	Triple size		

## LC74760, 74760M

---

### Second byte

DA0 to DA7	Register name	Register content		Note
		State	Function	
7	—	0	Second byte identification code	
6	—	0		
5	HP5 (MSB)	0		The six bits HP0 to HP5 specify the vertical display start position. The weight of the lsb is $1 \times T_c$ .
		1		
4	HP4	0		
		1		
3	HP3	0		
		1		
2	HP2	0		
		1		
1	HP1	0		
		1		
0	HP0 (LSB)	0		
		1		

Note: When the chip is reset by the  $\overline{RST}$  pin, the register states (bits) are all cleared to 0.

### 5 COMMAND4: Display Control Setting Command 1

#### First byte

DA0 to DA7	Register name	Register content		Note
		State	Function	
7	—	1		
6	—	1		
5	—	0	The command 4 identification code: sets display control parameters.	
4	—	0		
3	$RST_{SYS}$	0		This reset occurs when the $\overline{CS}$ pin goes low, and the reset state cleared when the $\overline{CS}$ pin goes high.
		1	Resets all registers. (Clears all registers to 0.)	
2	$RAM_{ERS}$	0		The RAM erase function requires at least 500 $\mu s$ . It is executed on DSPOFF.
		1	Erases display RAM. (Sets display RAM to 7F (hexadecimal).)	
1	$OSC_{STP}$	0	Continues crystal oscillator operation.	Only valid with character display off if external synchronization is used.
		1	Stops the crystal oscillator.	
0	$RND_{SEL}$	0	Turns off rounding.	Only valid for double and triple size characters.
		1	Turns on rounding.	

## LC74760, 74760M

---

### Second byte

DA0 to DA7	Register name	Register content			Note												
		State	Function														
7	—	0	Second byte identification code														
6	INT/NON	0	Interlaced		Switches between interlaced and non-interlaced display.												
		1	Non-interlaced														
5	BLK1	0	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>BLK0</td> <td>0</td> <td>1</td> </tr> <tr> <td>BLK1</td> <td colspan="2">Blanking off</td> </tr> <tr> <td>0</td> <td>Character size blanking</td> <td></td> </tr> <tr> <td>1</td> <td>Frame size blanking</td> <td>Total area blanking</td> </tr> </table>		BLK0	0	1	BLK1	Blanking off		0	Character size blanking		1	Frame size blanking	Total area blanking	Changes the blanking size.
BLK0	0	1															
BLK1	Blanking off																
0	Character size blanking																
1	Frame size blanking	Total area blanking															
1																	
4	BLK0	0	Flashing period about 0.5 s		Sets the flashing period.												
		1	Flashing period about 1 s														
3	BK1	0	Highlight function		Selects at2.												
		1	Flashing function														
2	ATS	0															
1	—	0															
0	DSPON	0	Character display off		Turns character output on and off.												
		1	Character display on														

Note: When the chip is reset by the **RST** pin, the register states (bits) are all cleared to 0.

### 6 COMMAND5: Display Control Setting Command 2

#### First byte

DA0 to DA7	Register name	Register content			Note																				
		State	Function																						
7	—	1			The command 5 identification code: sets display control parameters.																				
6	—	1																							
5	—	0																							
4	—	1																							
3	PH2	0	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th rowspan="2">PHASE 2</th> <th rowspan="2">PHASE 1</th> <th rowspan="2">PHASE 0</th> <th colspan="2">Background color (phase)</th> </tr> <tr> <th>NTSC</th> <th>PAL</th> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td><math>\pi/2</math></td> <td><math>\pm\pi/2</math></td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>In phase</td> <td>In phase</td> </tr> </table>			PHASE 2	PHASE 1	PHASE 0	Background color (phase)		NTSC	PAL	0	0	0	$\pi/2$	$\pm\pi/2$	0	0	1	In phase	In phase			
PHASE 2	PHASE 1	PHASE 0	Background color (phase)																						
			NTSC	PAL																					
0	0	0	$\pi/2$	$\pm\pi/2$																					
0	0	1	In phase	In phase																					
1																									
2	PH1	0	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>0</td> <td>0</td> <td>1</td> <td>In phase</td> <td>In phase</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td><math>3\pi/2</math></td> <td><math>\mp\pi/2</math></td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td><math>\pi</math></td> <td><math>\pm\pi</math></td> </tr> </table>			0	0	1	In phase	In phase	0	1	0	$3\pi/2$	$\mp\pi/2$	0	1	1	$\pi$	$\pm\pi$					
0	0	1	In phase	In phase																					
0	1	0	$3\pi/2$	$\mp\pi/2$																					
0	1	1	$\pi$	$\pm\pi$																					
1																									
1	PH0	0	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>1</td> <td>0</td> <td>0</td> <td><math>3\pi/4</math></td> <td><math>\pm 3\pi/4</math></td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td><math>\pi/4</math></td> <td><math>\pm\pi/4</math></td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td><math>7\pi/4</math></td> <td><math>\mp\pi/4</math></td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td><math>5\pi/4</math></td> <td><math>\mp 3\pi/4</math></td> </tr> </table>			1	0	0	$3\pi/4$	$\pm 3\pi/4$	1	0	1	$\pi/4$	$\pm\pi/4$	1	1	0	$7\pi/4$	$\mp\pi/4$	1	1	1	$5\pi/4$	$\mp 3\pi/4$
1	0	0	$3\pi/4$	$\pm 3\pi/4$																					
1	0	1	$\pi/4$	$\pm\pi/4$																					
1	1	0	$7\pi/4$	$\mp\pi/4$																					
1	1	1	$5\pi/4$	$\mp 3\pi/4$																					
1																									
0	INT/EXT	0	External synchronization mode		Switches between internal and external synchronization.																				
		1	Internal synchronization mode																						

## LC74760, 74760M

---

### Second byte

DA0 to DA7	Register name	Register content		Note
		State	Function	
7	—	0	Second byte identification code	
6	TST	0	Normal operation	Test mode should not be used. This bit should always be zero.
		1	Test mode	
5	CHAL	0	Sets the character intensity level to about 95 IRE (bright white).	Switches the character intensity level.
		1	Sets the character intensity level to about 75 IRE (white with a touch of grey).	
4	BKL	0	Sets the blanking intensity level to about 5 IRE (a deep black as a frame level).	Switches the blanking intensity level.
		1	Sets the blanking intensity level to about 15 IRE (a dark grey as a frame level).	
3	RSL1	0	RSL1      RSL0      Intensity level      Amplitude	Switches the background intensity level.
		1	0      0      About 15 IRE      About 60 IRE	
2	RSL0	0	0      1      About 30 IRE      About 60 IRE	
		1	1      0      About 45 IRE      About 60 IRE	
1	—	0		
0	—	0		

Note: When the chip is reset by the  $\bar{RST}$  pin, the register states (bits) are all cleared to 0.

### 7 COMMAND6: Display Control Setting Command 3

#### First byte

DA0 to DA7	Register name	Register content		Note
		State	Function	
7	—	1		
6	—	1	The command 6 identification code: sets display control parameters.	
5	—	1		
4	—	0		
3	MOD3	0	Sets Fsc to 3.58 MHz.	The logical or of this bit and the Fsc switching input pin (pin 14) is used.
		1	Sets Fsc to 4.43 MHz.	
2	MOD2	0	Sets the color mode to NTSC.	The logical or of this bit and the color mode switching input pin (pin 13) is used.
		1	Sets the color mode to PAL.	
1	MOD1	0	Sets the number of scan lines to 525 lines.	The logical or of this bit and the scan line count switching input pin (pin 12) is used.
		1	Sets the number of scan lines to 625 lines.	
0	MOD0	0	Sets the mode to a mode other than SECAM.	The logical or of this bit and the mode switching input pin (pin 11) is used.
		1	Sets the mode to SECAM mode.	

## LC74760, 74760M

---

### Second byte

DA0 to DA7	Register name	Register content		Note
		State	Function	
7	—	0	Second byte identification code	
6	—	0		
5	—	0		
4	—	0		
3	IOS	0	Sets the mode setting pin to be an input pin.	Switches the input/output direction of the mode setting pins. (11 pin to 14 pin)
		1	Sets the mode setting pin to be an output pin.	
2	BCOL1	0	BCOL1 BCOL0 Background color	Determines whether a background color is displayed. (Only valid in internal synchronization mode.)
		1	0 0 Background color displayed	
1	BCOL0	0	0 1 No background color (about 15 IRE)	
		1	1 0 No background color (about 25 IRE)	
0	CBOFF	0	1 1 Illegal value	Only valid when either BCOL0 is 1 or BCOL1 is 1.
		1	Outputs a color burst signal.	
			1 Stops the output of color burst signals.	

Note: When the chip is reset by the RST pin, the register states (bits) are all cleared to 0.

### 8 COMMAND7: Display Control Setting Command 4

#### First byte

DA0 to DA7	Register name	Register content		Note
		State	Function	
7	—	1		
6	—	1		
5	—	1	The command 7 identification code: sets display control parameters.	
4	—	1		
3	—	0		
2	—	0		
1	—	0		
0	LINS	0	Selects the lower 6 bits (bits 0 to 5)	Selects the upper or lower six bits when halftone output line mode is specified.
		1	Selects the upper 6 bits (bits 6 to B)	

#### Second byte

DA0 to DA7	Register name	Register content		Note
		State	Function	
7	—	0	Second byte identification code	
6	—	0		
5	LIN5	0	Turns off (low) sixth line halftone output.	Used for the line 12 setting when LINS is high.
		1	Turns on (high) sixth line halftone output.	
4	LIN4	0	Turns off (low) fifth line halftone output.	Used for the line 11 setting when LINS is high.
		1	Turns on (high) fifth line halftone output.	
3	LIN3	0	Turns off (low) fourth line halftone output.	Used for the line 10 setting when LINS is high.
		1	Turns on (high) fourth line halftone output.	
2	LIN2	0	Turns off (low) third line halftone output.	Used for the line 9 setting when LINS is high.
		1	Turns on (high) third line halftone output.	
1	LIN1	0	Turns off (low) second line halftone output.	Used for the line 8 setting when LINS is high.
		1	Turns on (high) second line halftone output.	
0	LIN0	0	Turns off (low) first line halftone output.	Used for the line 7 setting when LINS is high.
		1	Turns on (high) first line halftone output.	

Note: When the chip is reset by the RST pin, the register states (bits) are all cleared to 0.


## LC74760, 74760M

### Display Configuration

The display consists of 12 rows of 24 characters each. Up to 288 characters can be displayed unless enlarged characters are displayed. Display memory addresses are expressed as a row address in the range 0 to B (hexadecimal) and a column address in the range 0 to 17 (hexadecimal).

### Display Configuration and Display Memory Addresses


24 characters by 12 rows



A01377

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

## Composite Video Signal Output Levels (internally generated levels)



	Output level	Output voltage (VDC)
Frame level 1	2.914	1.713
Pedestal level	2.702	1.597
Background low level 1	2.460	1.428
Burst low level	2.244	1.263
Sync level	1.971	1.000
Frame level 2	1.873	

	Output level	Output voltage (VDC)
Character level 1	2.914	
Character level 2	2.702	
Background high level 2	2.460	
Background high level 1	2.244	
Burst high level	1.971	
Frame level 2	1.873	