查询LH28F004SU-LC供应商

# LH28F004SU-LC


## 4M (512K × 8) Flash Memory

## FEATURES

- 512K × 8 Word Configuration
- 5 V Write/Erase Operation (5 V V<sub>PP</sub>, 3.3 V V<sub>CC</sub>)
  - No Requirement for DC/DC Converter to Write/Erase
- 120 ns Maximum Access Time (V<sub>CC</sub> = 3.3 V ± 0.3 V)
- Min. 2.7 V Read Capability
   160 ns Maximum Access Time (V<sub>CC</sub> = 2.7 V)
- 32 Independently Lockable Blocks
- 100,000 Erase Cycles per Block
- Automated Byte Write/Block Erase
  - Command User Inferface
  - Status Register
  - RY/BY Status Output
- System Performance Enhancement
  - Erase Suspend for Read
  - Two-Byte Write
  - Full Chip Erase
- Data Protection

df.dzsc.com

- Hardware Erase/Write Lockout during
   Power Transitions
- Software Erase/Write Lockout
- Independently Lockable for Write/Erase on Each Block (Lock Block and Protect Set/Reset)
- 4 µA (Typ.) I<sub>CC</sub> in CMOS Standby
- 0.2 μA (Typ.) Deep Power-Down
- State-of-the-Art 0.55 µm ETOX™ Flash Technology
- Extended Temperature Operation Available
   -40°C to +85°C
- 40-Pin, 1.2 mm × 10 mm × 20 mm TSOP



## Figure 1. TSOP Configuration






Figure 2. LH28F004SU-LC Block Diagram

## **PIN DESCRIPTION**

SYMBOL	TYPE	NAME AND FUNCTION
A <sub>0</sub> - A <sub>13</sub>	INPUT	<b>WORD-SELECT ADDRESSES:</b> Select a word within one 16K block. These addresses are latched during Data Writes.
A <sub>14</sub> - A <sub>18</sub>	INPUT	<b>BLOCK-SELECT ADDRESSES:</b> Select 1 of 32 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ <sub>0</sub> - DQ <sub>7</sub>	INPUT/OUTPUT	<b>DATA INPUT/OUTPUT:</b> Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
CE	INPUT	<b>CHIP ENABLE INPUT:</b> Activate the device's control logic, input buffers, decoders and sense amplifiers. $\overline{CE}$ must be low to select the device.
RP	INPUT	<b>RESET/POWER-DOWN:</b> With $\overline{RP}$ low, the device is reset, any current operation is aborted and device is put into the deep power down mode. When the power is turned on, $\overline{RP}$ pin is turned to low in order to return the device to default configuration. When the power transition has occurred, or the power on/off, $\overline{RP}$ is required to stay low in order to protect data from noise. When returning from Deep Power-Down, a recovery time of 620 ns is required to allow these circuits to power-up. When $\overline{RP}$ goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status registers return to ready (with all status flags cleared). After returning, the device is in read array mode.
ŌĒ	INPUT	<b>OUTPUT ENABLE:</b> Gates device data through the output buffers when low. The outputs float to tri-state off when $\overline{OE}$ is high.
WE	INPUT	<b>WRITE ENABLE:</b> Controls access to the CUI, Data Queue Registers and Address Queue Latches. $\overline{\text{WE}}$ is active low, and latches both address and data (command or array) on its rising edge.
RY/BY	OPEN DRAIN OUTPUT	<b>READY/BUSY:</b> Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. When the WSM is ready for new operation or Erase is Suspended, or the device is in deep power-down mode $\overline{RY}/\overline{BY}$ pin is floated.
V <sub>PP</sub>	SUPPLY	<b>ERASE/WRITE POWER SUPPLY (3.0 V <math>\pm</math>0.3 V):</b> For erasing memory array blocks or writing words/bytes into the flash array.
V <sub>CC</sub>	SUPPLY	<b>DEVICE POWER SUPPLY (3.0 V ±0.3 V):</b> Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC		NO CONNECT: No internal connection to die, lead may be driven or left floating

## INTRODUCTION

Sharp's LH28F004SU-LC 4M Flash Memory is a revolutionary architecture which enables the design of truly mobile, high performance, personal computing and communication products. With innovative capabilities. 3.3V low power operation and very high read/write performance, the LH28F004SU-LC is also the ideal choice for designing embedded mass storage flash memory systems.

The LH28F004SU-LC's independently lockable 32 symmectrical blocked architecture (16K each) extended cycling, low power operation, very fast write and read performance and selective block locking provide a highly flexible memory component suitable for cellular phone, facsmilie, game, PC, printer and handy terminal. The LH28F004SU-LC's 5.0 V/3.3 V power supply operation enables the design of memory cards which can be read in 3.3 V system and written in 5.0 V/3.3 V systems. Its x8 architecture allows the optimization of memory to processor interface. The flexible block locking option enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on Sharp's 0.55 µm ETOX™ process technology, the LH28F004SU-LC is the most cost-effective, highdensity 3.3 V flash memory.

## DESCRIPTION

The LH28F004SU-LC is a high performance 4M (4,194,304 bit) block erasable non-volatile random access memory organized as  $512K \times 8$ . The LH28F004SU-LC includes thirty-two 16K (16,384) blocks. A chip memory map is shown in Figure 3.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease of use.

Among the significant enhancements of the LH28F004SU-LC:

- 3 V Read, 5 V Write/Erase Operation (5 V V<sub>PP</sub>, 3 V V<sub>CC</sub>)
- Low Power Capability (2.7 V V<sub>CC</sub> Read)
- Improved Write Performance
- Dedicated Block Write/Erase Protection
- Command-Controlled Memory Protection Set/Reset Capability

The LH28F004SU-LC will be available in a 40-pin, 1.2 mm thick  $\times$  10 mm  $\times$  20 mm TSOP (Type I) package. This form factor and pinout allow for very high board layout densities.

A Command User Interface (CUI) serves as the system Interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the LH28F008SA 8M Flash memory.

A Superset of commands have been added to the basic LH28F008SA command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- Software Locking of Memory Blocks
- Memory Protection Set/Reset Capability
- Two-Byte Serial Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed typically within 20  $\mu$ s. A Block Erase operation erases one of the 32 blocks in typically 0.8 seconds, independent of the other blocks.

LH28F004SU-LC allows to erase all unlocked blocks. It is desirable in case you have to implement Erase operation maximum 32 times.

LH28F004SU-LC enables Two-Byte serial Write which is operated by three times command input. Writing of memory data is performed typically within 30  $\mu$ s per two-byte. This feature can improve system write performance by up to typically 15  $\mu$ s per byte.

All operations are started by a sequence of Write commands to the device. Status Register (described in detail later) and a  $\overline{RY}/\overline{BY}$  output pin provide information on the progress of the requested operation.

Same as the LH28F008SA, LH28F004SU-LC requires an operation to complete before the next operation can be requested, also it allows to suspend block erase to read data from any other block, and allow to resume erase operation.

The LH28F004SU-LC provides user-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable OS or Application Code. Each block has an associated nonvolatile lock-bit which determines the lock status of the block. In addition, the LH28F004SU-LC has a software controlled master Write Protect circuit which prevents any modifications to memory blocks whose lock-bits are set. When the device power-up or  $\overline{RP}$  turns High, Write Protect Set/Confirm command must be written. Otherwise, all lock bits in the device remain being locked, can't perform the Write to each block and single Block Erase. Write Protect Set/Confirm command must be written to reflect the actual lock status. However, when the device power-on or  $\overline{RP}$  turns High, Erase All Unlocked Blocks can be used. If used, Erase is performed with reflecting actual lock status, and after that Write and Block Erase can be used.

The LH28F004SU-LC contains a Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F004SU-LC from a LH28F008SA-based design.

The LH28F004SU-LC incorporates an open drain  $\overline{RY}/\overline{BY}$  output pin. This feature allows the user to ORtie many  $\overline{RY}/\overline{BY}$  pins together in a multiple memory configuration such as a Resident Flash Array.

The LH28F004SU-LC is specified for a maximum access time of 120 ns ( $t_{ACC}$ ) at 3.3 V operation (3.0 to 3.6 V) over the commercial temperature range (0 to +70°C). A corresponding maximum access time of 160 ns ( $t_{ACC}$ ) at 2.7 V (0 to +70°C) is achieved for reduced power consumption applications.

The LH28F004SU-LC incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching).

In APS mode, the typical I<sub>CC</sub> current is 1 mA at 3.3 V.

A Deep Power-Down mode of operation is invoked when the  $\overline{RP}$  (called  $\overline{PWD}$  on the LH28F008SA) pin transitions low, any current operation is aborted and the device is put into the deep power down mode. This mode brings the device power consumption to less than 5 µA, and provides additional write protection by acting as a device reset pin during power transitions. When the power is turned on.  $\overline{RP}$  pin is turned to low in order to return the device to default configuration. When the power transition is occurred, or at the power on/off,  $\overline{RP}$ is required to stay low in order to protect data from noise. A recovery time of 620 ns is required from  $\overline{RP}$  switching high until outputs are again valid. In the Deep Power-Down state, the WSM is reset (any current operations will abort) and the CSR register is cleared.

A CMOS Standby mode of operation is enabled when  $\overline{CE}$  transitions high and  $\overline{RP}$  stays high with all input control pins a CMOS levels. In this mode, the device draws an I<sub>CC</sub> standby current of 8 µA.

#### LH28F004SU-LC

### MEMORY MAP

FFFH C000H	16KB BLOCK	31
FFFH 8000H	16KB BLOCK	30
FFFH 000H	16KB BLOCK	29
FFFH 000H	16KB BLOCK	28
FFFH	16KB BLOCK	27
000H FFFH 000H	16KB BLOCK	26
FFFH	16KB BLOCK	25
000H	16KB BLOCK	24
DOOH	16KB BLOCK	23
DOOH	16KB BLOCK	22
DOOH FFFH	16KB BLOCK	21
DOOH	16KB BLOCK	20
DOOH	16KB BLOCK	19
DOOH FFH	16KB BLOCK	18
DOOH	16KB BLOCK	17
DOOH		
DOOH	16KB BLOCK	16
DOOH	16KB BLOCK	15
000H	16KB BLOCK	14
000H	16KB BLOCK	13
000H	16KB BLOCK	12
лоон	16KB BLOCK	11
FFH 000H	16KB BLOCK	10
FFH 000H	16KB BLOCK	9
FFH DOOH	16KB BLOCK	8
FFH DOOH	16KB BLOCK	7
FFH DOOH	16KB BLOCK	6
FFH DOOH	16KB BLOCK	5
FFH	16KB BLOCK	4
OOOH	16KB BLOCK	3
OOOH	16KB BLOCK	2
DOOH	16KB BLOCK	1
DOOH FFFH	16KB BLOCK	0

Figure 3. Memory Map

## **BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS**

## **Bus Operations**

MODE	RP	CE	ŌĒ	WE	A <sub>0</sub>	DQ <sub>0-7</sub>	RY/BY	NOTE
Read	$V_{\rm IH}$	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	D <sub>OUT</sub>	Х	1, 2, 7
Output Disable	$V_{\rm IH}$	V <sub>IL</sub>	$V_{\rm IH}$	$V_{\rm IH}$	Х	High-Z	Х	1, 6, 7
Standby	$V_{\rm IH}$	V <sub>IH</sub>	Х	Х	Х	High-Z	Х	1, 6, 7
Deep Power-Down	V <sub>IL</sub>	Х	Х	Х	Х	High-Z	V <sub>OH</sub>	1, 3
Manufacturer ID	$V_{\rm IH}$	V <sub>IL</sub>	$V_{IL}$	$V_{\rm IH}$	V <sub>IH</sub>	B0H	V <sub>OH</sub>	4
Device ID	$V_{\rm IH}$	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	ID	V <sub>OH</sub>	4
Write	$V_{\rm IH}$	$V_{\text{IL}}$	V <sub>IH</sub>	$V_{IL}$	V <sub>IL</sub>	D <sub>IN</sub>	Х	1, 5, 6

#### NOTES:

1. X can be V<sub>IH</sub> or V<sub>IL</sub> for address or control pins except for  $\overline{RY}/\overline{BY}$ , which is either V<sub>OL</sub> or V<sub>OH</sub>.

 RY/BY output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode, RY/BY will be at V<sub>OH</sub> if it is tied to V<sub>CC</sub> through a resistor. When the RY/BY at V<sub>OL</sub> is independent of OE while a WSM operation is in progress.

3.  $\overline{RP}$  at GND ± 0.2 V ensures the lowest deep power-down current.

4.  $A_0$  at  $V_{IL}$  provide manufacturer ID codes.  $A_0$  at  $V_{IH}$  provide device ID codes. Device ID code = 23H. All other addresses are set to zero.

 Commands for different Erase operations, Data Write Operations, and Lock-Block operations can only be successfully completed when V<sub>PP</sub> = V<sub>PPH</sub>.

6. While the WSM is running,  $\overline{RY}/\overline{BY}$  in Level-Mode (default) stays at V<sub>OL</sub> until all operations are complete.  $\overline{RY}/\overline{BY}$  goes to V<sub>OH</sub> when the WSM is not busy or in erase suspend mode.

 RY/BY may be at V<sub>OL</sub> while the WSM is busy performing various operations. For example, a status register read during a write operation.

## LH28F008SA-Compatible Mode Command Bus Definitions

COMMAND	FIR	ST BUS CYCI	.E	SEC	NOTE		
COMMAND	OPER.	ADDRESS	DATA	OPER.	ADDRESS	DATA	NOTE
Read Array	Write	Х	FFH	Read	AA	AD	
Intelligent Identifier	Write	Х	90H	Read	IA	ID	1
Read Compatible Status Register	Write	Х	70H	Read	Х	CSRD	2
Clear Status Register	Write	Х	50H				3
Word Write	Write	Х	40H	Write	WA	WD	
Alternate Word Write	Write	Х	10H	Write	WA	WD	
Block Erase/Confirm	Write	Х	20H	Write	BA	D0H	4
Erase Suspend/Resume	Write	Х	B0H	Write	Х	D0H	4

#### ADDRESS

AA = Array Address BA = Block Address IA = Identifier Address WA = Write Address X = Don't Care

DATA AD = Array Data CSRD = CSR Data ID = Identifier Data WD = Write Data

#### NOTES:

1. Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.

2. The CSR is automatically available after device enters Data Write, Erase or Suspend operations.

3. Clears CSR.3, CSR.4, and CSR.5. See Status register definitions.

4. While device performs Block Erase, if you issue Erase Suspend command (B0H), be sure to confirm ESS (Erase-Suspend-Status) is set to 1 on compatible status register. In the case, ESS bit was not set to 1, also completed the Erase (ESS = 0, WSMS = 1), be sure to issue Resume command (D0H) after completed next Erase command. Beside, when the Erase Suspend command is issued, while the device is not in Erase, be sure to issue Resume command (D0H) after the next erase complete.

## LH28F004SU-LC Performance Enhancement Command Bus Definitions

COMMAND	MODE FIRST BUS CYCLE		SECOND BUS CYCLE		THIRD BUS CYCLE			NOTE			
COMMAND	WODE	OPER.	ADD.	DATA	OPER.	ADD.	DATA	OPER.	ADD.	DATA	NOTE
Protect Set/Confirm		Write	Х	57H	Write	0FFH	D0H				1, 2
Protect Reset/Confirm		Write	Х	47H	Write	0FFH	D0H				3
Lock Block/Confirm		Write	Х	77H	Write	BA	D0H				1, 2, 4
Erase All Unlocked Blocks		Write	Х	A7H	Write	Х	D0H				1, 2
Two-Byte Write	x8	Write	Х	FBH	Write	A <sub>10</sub>	WD (L, H)	Write	WA	WD (H, L)	1, 2, 5

#### ADDRESS

DATA

BA = Block Address WA = Write Address X = Don't Care

AD = Array Data WD (L, H) = Write Data (Low, High) WD (H, L) = Write Data (High, Low)

#### NOTES:

1. After initial device power-up, or return from deep power-down mode, the block lock status bit default to the locked state independent of the data in the corresponding lock bits. In order to upload the lock bit status, it requires to write Protect Set/Confirm command.

2. To reflect the actual lock-bit status, the Protect Set/Confirm command must be written after Lock Block/Confirm command.

3. When Protect Reset/Confirm command is written, all blocks can be written and erased regardless of the state of the lock-bits.

4. The Lock Block/Confirm command must be written after Protect Reset/Confirm command was written.

5. A<sub>10</sub> is automatically complemented to load second byte of data A<sub>10</sub> value determines which WD is supplied first: A<sub>10</sub> = 0 looks at the WDL,  $A_{10} = 1$  looks at the WDH.

6. Second bus cycle address of Protect Set/Confirm and Protect Reset/Confirm command is 0FFH. Specifically A<sub>9</sub> - A<sub>8</sub> = 0, A<sub>7</sub> - A<sub>0</sub> = 1, others are don't care.

## **Compatible Status Register**

WSMS	ESS	ES	DWS	VPPS	R	R	R
7	6	5	4	3	2	1	0
1 0	RITE STATE MAC = Ready = Busy	·	/SMS)	completior Write) befo	tput or WSMS bit of an operation ( ore the appropriat for success.	Erase Suspend,	Erase or Data
CSR.6 = ERASE-SUSPEND STATUS (ESS) 1 = Erase Suspended 0 = Erase in Progress/Completed				improper o	d ES are set to '1 command sequence pt the operation a	ce was entered. C	•
1	$CSR.5 = ERASE STATUS (ES)$ $1 = Error in Block Erasure$ $0 = Successful Block Erase$ $CSR.4 = DATA-WRITE STATUS (DWS)$ $1 = Error in Data Write$ $0 = Data Write Successful$ $CSR.3 = V_{PP} STATUS (VPPS)$ $1 = V_{PP} Low Detect, Operation Abort$ $0 = V_{PP} OK$				bit, unlike an A/D s indication of V <sub>PP</sub> I only after the Da s have been enter	level. The WSM ta-Write or Erase	interrogates command
1 :					ot been switched urate feedback be	on. VPPS is not g	uaranteed to
$CSR.3 = V_F$					SR.0 = Reserved are reserved for ut when polling the	future use and sh	

### 4M FLASH MEMORY SOFTWARE ALGORITHMS

### Overview

With the advanced Command User Interface, its Performance Enhancement commands and Status Registers, the software code required to perform a given operation may become more intensive but it will result in much higher write/erase performance compared with current flash memory architectures.

The software flowcharts describing how a given operation proceeds are shown here. Figures 4 through 6 depict flowcharts using the 2nd generation flash device in the LH28F008SA-compatible mode. Figures 7 through 12 depict flowcharts using the 2nd generation flash device's performance enhancement commands mode.


When the device power-up or the device is reset by  $\overline{RP}$  pin, all blocks come up locked. Therefore, Word/ Byte Write, Two Byte Serial Write and Block Erase can not be performed in each block. However, at that time, Erase All Unlocked Block is performed normally, if used, and reflect actual lock status, also the unlocked block data is erased. When the device power-up or the device is reset by  $\overline{RP}$  pin, Set Write Protect command must be written to reflect actual block lock status. Reset Write Protect command must be written before Write Block Lock command. To reflect actual block lock status, Set Write Protect command is succeeded.

The Compatible Status Register (CSR) is used to determine which blocks are locked. In order to see Lock Status of a certain block, a Word/Byte Write command (WA = Block Address, WD = FHH) is written to the CUI, after issuing Set Write Protect command. If CSR.7, CSR.5 and CSR.4 (WSMS, ES, and DWS) are set to '1's, the block is locked. If CSR.7 is set to'1', the block is not locked.

Reset Write Protect command enables Write/Erase operation to each block.

In the case of Block Erase is performed, the block lock information is also erased. Block Lock command and Set Write Protect command must be written to prohibit Write/Erase operation to each block.

There are unassigned commands. It is not recommended that the customer use any command other than the valid commands specified in "Command Bus Definitions". Sharp reserved the right to redefine these codes for future functions.




BUS OPERATION	COMMAND	COMMENTS
Write	Word/Byte Write	D = 40H or 10H A = X
Write		D = WD A = WA
Read		$Q = CS\underline{RD}$ Toggle CE or $\overline{OE}$ to update CSRD. $A = X$
Standby		Check CSR.7 1 = WSM Ready 0 = WSM Busy

CSR Full Status Check can be done after each Word/Byte Write, or after a sequence of Word/Byte Writes.

Write FFH after the last operation to reset device to read array mode.

See Command Bus Cycle notes for description of codes.


## **CSR FULL STATUS CHECK PROCEDURE**



BUS OPERATION	COMMAND	COMMENTS
Standby		Check CSR.4, 5 1 = Data Write Unsuccessful 0 = Data Write Successful
Standby		Check CSR.3 1 = V <sub>PP</sub> Low Detect 0 = V <sub>PP</sub> OK
CSR.3, 4, 5 should are initiated.	l be cleared, if se	t, before further attempts

28F004SUT-LC12-4

## Figure 4. Word/Byte Writes with Compatible Status Register



28F004SUT-LC12-5

Figure 5. Block Erase with Compatible Status Register





Figure 6. Erase Suspend to Read Array with Compatible Status Register



BUS OPERATION	COMMAND	COMMENTS
Read		Q = CS <u>RD</u> Toggle CE or OE to update CSRD. 1 = WSM Ready 0 = WSM Busy
Write	Reset Write Protect	After Write D = $47HA = X$ , Write D = D0HA = 0FFH
Read		$Q = CSRD$ Toggle CE or $\overline{OE}$ to update CSRD. $1 = WSM Ready$ $0 = WSM Busy$
Write	Lock Block	D = 77H A = X
Write	Confirm	D = D0H A = BA
Read		$Q = CSRD$ Toggle CE or $\overline{OE}$ to update CSRD. $1 = WSM Ready$ $0 = WSM Busy$
Write	Set Write Protect	After Write D = 57H A = X, Write D = D0H A = 0FFH

#### NOTE:

See CSR Full Status Check for Data-Write operation. If CSR.4, 5 is set, as it is command sequence error, should be cleared before further attempts are initiated. Write FFH after the last operation to reset device to read array mode.

See Command Bus Definitions for description of codes.

28F004SUT-LC12-7






Figure 8. Updating Data in a Locked Block



Read       Q = CSRD Toggle CE or OE to update CSRD. 1 = WSM Ready 0 = WSM Busy         Write       2-Byte Write       D = FBH A = X         Write       D = WD A <sub>10</sub> = 0 loads low byte of Data Register. A <sub>10</sub> = 1 loads high byte of Data Register. Other Addresses = X         Write       D = WD A = WA Internally, A <sub>10</sub> is automatically complemented to load the alternate byte location of the Data Register.         Read       Q = CSRD Toggle CE or OE to update CSRD. 1 = WSM Ready 0 = WSM Busy         NOTE:       If CSR.4, 5 is set, as it is command sequence error, should be cleared before further attempts are initiated.         CSR Full Status Check can be done after each 2-Byte Write, or after a sequence of 2-Byte Writes.       Write FFH after the last operation to reset device to read array mode.         See Command Bus Cycle notes for description of codes.	BUS OPERATION	COMMAND	COMMENTS
Write $A = X$ Write $D = WD$ $A_{10} = 0$ loads low byte of Data Register. $A_{10} = 1$ loads high byte of Data Register. Other Addresses = X         Write $D = WD$ $A = WA$ Internally, $A_{10}$ is automatically complemented to load the alternate byte location of the Data Register.         Read $Q = CSRD$ Toggle $CE$ or $\overline{OE}$ to update CSRD. 1 = WSM Ready 0 = WSM Busy         NOTE:       If CSR.4, 5 is set, as it is command sequence error, should be cleared before further attempts are initiated.         CSR Full Status Check can be done after each 2-Byte Write, or after a sequence of 2-Byte Writes.         Write FFH after the last operation to reset device to read array mode.	Read		Toggle $\overrightarrow{CE}$ or $\overrightarrow{OE}$ to update CSRD. 1 = WSM Ready
A <sub>10</sub> = 0 loads low byte         of Data Register.         A <sub>10</sub> = 1 loads high byte         of Data Register.         Other Addresses = X         Write       D = WD         A = WA         Internally, A <sub>10</sub> is automatically complemented to load the alternate byte location of the Data Register.         Read       Q = CSRD         Toggle CE or OE         to update CSRD.         1 = WSM Ready         0 = WSM Busy    NOTE: If CSR.4, 5 is set, as it is command sequence error, should be cleared before further attempts are initiated. CSR Full Status Check can be done after each 2-Byte Write, or after a sequence of 2-Byte Writes. Write FFH after the last operation to reset device to read array mode.	Write		
A = WA         Internally, $A_{10}$ is automatically complemented to load the alternate byte location of the Data Register.         Read       Q = CSRD         Toggle CE or OE         to update CSRD.         1 = WSM Ready         0 = WSM Busy    NOTE: If CSR.4, 5 is set, as it is command sequence error, should be cleared before further attempts are initiated. CSR Full Status Check can be done after each 2-Byte Write, or after a sequence of 2-Byte Writes. Write FFH after the last operation to reset device to read array mode.	Write		$A_{10} = 0$ loads low byte of Data Register. $A_{10} = 1$ loads high byte of Data Register.
Toggle CE or OE         to update CSRD.         1 = WSM Ready         0 = WSM Busy         NOTE:         If CSR.4, 5 is set, as it is command sequence error,         should be cleared before further attempts are initiated.         CSR Full Status Check can be done after each 2-Byte Write,         or after a sequence of 2-Byte Writes.         Write FFH after the last operation to reset device to read array mode.	Write		A = WA Internally, $A_{10}$ is automatically complemented to load the alternate byte location of the
If CSR.4, 5 is set, as it is command sequence error, should be cleared before further attempts are initiated. CSR Full Status Check can be done after each 2-Byte Write, or after a sequence of 2-Byte Writes. Write FFH after the last operation to reset device to read array mode.	Read		Toggle $\overline{CE}$ or $\overline{OE}$ to update CSRD. 1 = WSM Ready
	If CSR.4, 5 is should be cl CSR Full Sta or after a sec Write FFH af array mode.	eared before fu atus Check can quence of 2-Byt iter the last ope	rther attempts are initiated. be done after each 2-Byte Write, e Writes. ration to reset device to read
			28F






BUS OPERATION	COMMAND	COMMENTS
Write	Erase All Unlocked Blocks	D = A7H A = X
Write	Confirm	D = D0H A = X
Read		$Q = CS\underline{RD}$ Toggle CE or OE to update CSRD $A = X$
Standby		Check CSR.7 1 = WSM Ready 0 = WSM Busy

CSR Full Status Check can be done after Erase All Unlocked Block, or after a sequence of Erasures.

Write FFH after the last operation to reset device to read array mode.

See Command Bus Cycle notes for description of codes.

## **CSR FULL STATUS CHECK PROCEDURE**



BUS OPERATION	COMMAND	COMMENTS
Standby		Check CSR.4, 5 1 = Erase Error 0 = Erase Successful Both 1 = Command Sequence Error
Standby		Check CSR.3 1 = V <sub>PP</sub> Low Detect 0 = V <sub>PP</sub> OK
CSR.3, 4, 5 sho are initiated.	uld be cleared,	if set, before further attempts

28F004SUT-LC12-10

Figure 10. Erase All Unlocked Blocks with Compatible Status Registers




Figure 11. Set Write Protect




Figure 12. Reset Write Protect

## **ELECTRICAL SPECIFICATIONS**

## **Absolute Maximum Ratings\***

Temperature under bias	0°C to +70°C
Storage temperature	65°C to +125°C

## V<sub>CC</sub> = 3.3 V ±0.3 V Systems

#### NOTE:

1.  $V_{CC}$  supply range during read is 2.7 to 3.6 V.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
T <sub>A</sub>	Operating Temperature, Commercial		70	°C	Ambient Temperature	1
V <sub>CC</sub>	$V_{CC}$ with Respect to GND	-0.2	7.0	V		2
V <sub>PP</sub>	$V_{PP}$ Supply Voltage with Respect to GND	-0.2	7.0	V		2
V	Voltage on any Pin (Except $V_{CC}$ , $V_{PP}$ ) with Respect to GND		V <sub>CC</sub> + 0.5	V		2
I	Current into any Non-Supply Pin		±30	mA		
I <sub>OUT</sub>	Output Short Circuit Current		100.0	mA		3

NOTES:

1. Operating temperature is for commercial product defined by this specification.

2. Minimum DC voltage is -0.5 V on input/output pins. During transitions, this level may undershoot to -2.0 V for periods < 20 ns.

Maximum DC voltage on input/output pins is  $V_{CC}$  + 0.5 V which, during transitions, may overshoot to  $V_{CC}$  + 2.0 V for periods < 20 ns. 3. Output shorted for no more than one second. No more than one output shorted at a time.

## Capacitance

## For 3.3 V Systems

SYMBOL	PARAMETER	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTE
6	Capacitance Looking into an Address/Control Pin		10	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz	1
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin A <sub>10</sub>	9	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz	1
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	9	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz	1
C <sub>LOAD</sub>	Load Capacitance Driven by Outputs for Timing Specifications		50	pF	For V <sub>CC</sub> = 3.3 V ±0.3 V	1
	Equivalent Testing Load Circuit $V_{CC} \pm 10\%$		2.5	ns	25 $\Omega$ transmission line delay	

#### NOTE:

1. Sampled, not 100% tested.

## **Timing Nomenclature**

For 3.3 V systems use 1.5 V cross point definitions.

Each timing parameter consists of 5 characters. Some common examples are defined below:

 $t_{CE} = t_{ELQV}$  time (t) from  $\overline{CE}$  (E) going low (L) to the outputs (Q) becoming valid (V)


 $t_{OE} = t_{GLQV}$  time (t) from  $\overline{OE}$  (G) going low (L) to the outputs (Q) becoming valid (V)


 $t_{ACC}$   $t_{AVQV}$  time (t) from address (A) valid (V) to the outputs (Q) becoming valid (V)


 $t_{AS} = t_{AVWH}$  time (t) from address (A) valid (V) to  $\overline{WE}$  (W) going high (H)


 $t_{DH} = t_{WHDX}$  time (t) from  $\overline{WE}$  (W) going high (H) to when the data (D) can become undefined (X)

	PIN CHARACTERS		PIN STATES
А	Address Inputs	Н	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
E	CE (Chip Enable)	Х	Driven, but not necessarily valid
G	OE (Output Enable)	Z	High Impedance
W	WE (Write Enable)		
Р	RP (Deep Power-Down Pin)		
R	RY/BY (Ready/Busy)		
V	Any Voltage Level		
3 V	V <sub>CC</sub> at 3.0 V Min.		









## **DC Characteristics**

 $V_{CC}$  = 3.3 V  $\pm$  0.3 V,  $T_{A}$  = 0°C to +70°C

SYMBOL	PARAMETER	TYP.	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
I <sub>IL</sub>	Input Load Current			±1	μA	$V_{CC} = V_{CC}$ MAX., $V_{IN} = V_{CC}$ or GND	1
I <sub>LO</sub>	Output Leakage Current			±10	μA	$V_{CC} = V_{CC}$ MAX., $V_{IN} = V_{CC}$ or GND	1
	V <sub>CC</sub> Standby Current	4		8	μA	$\frac{V_{CC}}{CE} = \frac{V_{CC}}{RP} MAX.,$ $\frac{V_{CC}}{RP} = \frac{V_{CC}}{RP} \pm 0.2 V$	1,4
Iccs		0.3		4	mA	$\frac{V_{CC}}{CE} = V_{CC} MAX.,$ $\overline{CE}, \overline{RP} = V_{IH}$	1,4
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	0.2		5	μΑ	$\overline{RP} = GND \pm 0.2 V$	1
I <sub>CCR</sub> 1	V <sub>CC</sub> Read Current			35	mA	$ \begin{array}{l} V_{CC} = V_{\underline{CC}} \;\; MAX., \\ CMOS:\; \overline{CE} \; = \; GND \; \pm 0.2 \; V \\ Inputs \; = \; GND \; \pm 0.2 \; V \; or \; V_{CC} \; \pm 0.2 \; V, \\ TTL:\; \overline{CE} \; = \; V_{IL}, \\ Inputs \; = \; V_{IL} \; or \; V_{IH}, \\ f \; = \; 8 \; MHz, \; I_{OUT} \; = \; 0 \; mA \end{array} $	1, 3, 4
I <sub>CCR</sub> <sup>2</sup>	V <sub>CC</sub> Read Current	9		20	mA	$ \begin{array}{l} V_{CC} = V_{\underline{CC}} \;\; MAX., \\ CMOS:\; \overline{CE} \; = \; GND \; \pm 0.2 \; V \\ Inputs \; = \; GND \; \pm 0.2 \; V \; or \; V_{CC} \; \pm 0.2 \; V, \\ TTL:\; \overline{CE} \; = \; V_{IL}, \\ Inputs \; = \; V_{IL} \; or \; V_{IH}, \\ f \; = \; 4 \; MHz, \; I_{OUT} \; = \; 0 \; mA \end{array} $	1, 3, 4
Iccw	V <sub>CC</sub> Write Current	5		12	mA	Byte/Two-Byte Serial Write in Progress	1
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase Current	6		12	mA	Block Erase in Progress	1
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	3		6	mA	<del>CE</del> = V <sub>IH</sub> Block Erase Suspended	1, 2
I <sub>PPS</sub>	V <sub>PP</sub> Standby Current			±10	μA	$V_{PP} \leq V_{CC}$	1
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	0.2		5	μA	$\overline{RP} = GND \pm 0.2 V$	1

## **DC Characteristics (Continued)**

 $V_{CC} = 3.3 V \pm 0.3 V$ ,  $T_A = 0^{\circ}C$  to +70°C

SYMBOL	PARAMETER	TYP.	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
I <sub>PPR</sub>	V <sub>PP</sub> Read Current			200	μA	$V_{PP} > V_{CC}$	1
I <sub>PPW</sub>	V <sub>PP</sub> Write Current	15		35	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Byte/Two-Byte Serial Write in Progress	1
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current	20		40	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase in Progress	1
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current			200	μΑ	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase Suspended	1
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V		5
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.3	V		
V <sub>OL</sub>	Output Low Voltage			0.4	V	$V_{CC} = V_{CC}$ MIN. and $I_{OL} = 4$ mA	
V <sub>OH</sub> <sup>1</sup>	Output High Voltage		2.4		V	$I_{OL} = -2 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN.}$	
V <sub>OH</sub> <sup>2</sup>	Output High Voltage		V <sub>CC</sub> - 0.2		V	$I_{OL}$ = -100 µA $V_{CC}$ = $V_{CC}$ MIN.	
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations		0.0	5.5	V		6
V <sub>PPH</sub>	V <sub>PP</sub> during Write/Erase Operations	5.0	4.5	5.5	V		
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		1.4		V		

#### NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 3.3 V, V<sub>PP</sub> = 5.0 V, T = 25°C. These currents are valid for all product versions (package and speeds).

2. I<sub>CCES</sub> is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.

3. Automatic Power Saving (APS) reduces  $I_{CCR}$  to less than 1 mA in Static operation. 4. CMOS inputs are either  $V_{CC} \pm 0.2 V$  or GND  $\pm 0.2 V$ .TTL Inputs are either  $V_{IL}$  or  $V_{IH}$ .

5. In 2.7 V < V<sub>CC</sub> < 3.0 V operation. TTL-level input of  $\overline{RP}$  is V<sub>IL</sub> (MAX.) = 0.6 V.

6.  $V_{PPL}$  in read is  $V_{CC}$  - 0.2 V <  $V_{PPL}$  < 5.5 V or GND <  $V_{PPL}$  < GND + 0.2 V.

## AC Characteristics - Read Only Operations<sup>1</sup>

 $V_{CC} = 3.3 V \pm 0.3 V$ ,  $T_A = 0^{\circ}C$  to +70°C

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTE
t <sub>AVAV</sub>	Read Cycle Time	120		ns	
t <sub>AVGL</sub>	Address Setup to $\overline{OE}$ Going Low	0		ns	3
t <sub>AVQV</sub>	Address to Output Delay		120	ns	
t <sub>ELQV</sub>	CE to Output Delay		120	ns	2
t <sub>PHQV</sub>	RP High to Output Delay		620	ns	
t <sub>GLQV</sub>	OE to Output Delay		45	ns	2
t <sub>ELQX</sub>	$\overline{CE}$ to Output in Low Z	0		ns	3
t <sub>EHQZ</sub>	$\overline{\text{CE}}$ to Output in High Z		50	ns	3
t <sub>GLQX</sub>	$\overline{\text{OE}}$ to Output in Low Z	0		ns	3
t <sub>GHQZ</sub>	$\overline{\text{OE}}$ to Output in High Z		30	ns	3
t <sub>OH</sub>	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ change, whichever occurs first	0		ns	3

## AC Characteristics - Read Only Operations<sup>1</sup> (Continued)

 $V_{CC} = 2.85 \text{ V} \pm 0.15 \text{ V}, T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ 

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTE
t <sub>AVAV</sub>	Read Cycle Time	160		ns	
t <sub>AVGL</sub>	Address Setup to $\overline{OE}$ Going Low	0		ns	3
t <sub>AVQV</sub>	Address to Output Delay		160	ns	
t <sub>ELQV</sub>	$\overline{CE}$ to Output Delay		160	ns	2
t <sub>PHQV</sub>	RP High to Output Delay		800	ns	
t <sub>GLQV</sub>	OE to Output Delay		55	ns	2
t <sub>ELQX</sub>	$\overline{CE}$ to Output in Low Z	0		ns	3
t <sub>EHQZ</sub>	$\overline{\text{CE}}$ to Output in High Z		60	ns	3
t <sub>GLQX</sub>	$\overline{OE}$ to Output in Low Z	0		ns	3
t <sub>GHQZ</sub>	$\overline{\text{OE}}$ to Output in High Z		50	ns	3
t <sub>он</sub>	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ change, whichever occurs first	0		ns	3

#### NOTES:

3. Sampled, not 100% tested.

<sup>1.</sup> See AC Input/Output Reference Waveforms for timing measurements.

<sup>2.</sup>  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ELQV}}$  -  $t_{\text{GLQV}}$  after the failing edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{ELQV}}$ .




Figure 15. Read Timing Waveforms

## **POWER-UP AND RESET TIMINGS**




Figure 16. V<sub>CC</sub> Power-Up and  $\overline{\text{RP}}$  Reset Waveforms

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTE
t <sub>PL3V</sub>	$\overline{\text{RP}}$ Low to $\text{V}_{\text{CC}}$ at 3.0 V MIN.	0		μs	1
t <sub>AVQV</sub>	Address Valid to Data Valid for V_{CC} = 3.3 V $\pm$ 3.3 V		120	ns	2
t <sub>PHQV</sub>	$\overline{\text{RP}}$ High to Data Valid for $\text{V}_{\text{CC}}$ = 3.3 V ± 3.3 V		620	ns	2

#### NOTES:

 $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are switched low after Power-Up.

1. The power supply may start to switch concurrently with  $\overline{\text{RP}}$  going Low.  $\overline{\text{RP}}$  is required to stay low, until V<sub>CC</sub> stays at recommended operating voltage.

2. The address access time and  $\overline{RP}$  high to data valid time are shown for 3.3 V V<sub>CC</sub> operation. Refer to the AC Characteristics Read Only Operations also.

## AC Characteristics for WE - Controlled Command Write Operations<sup>1</sup>

 $V_{CC} = 3.3 V \pm 0.3 V$ ,  $T_A = 0^{\circ}C$  to +70°C

SYMBOL	PARAMETER	TYP.	MIN.	MAX.	UNITS	NOTE
t <sub>AVAV</sub>	Write Cycle Time		120		ns	
t <sub>VPWH</sub>	$V_{PP}$ Set up to $\overline{WE}$ Going High		100		ns	3
t <sub>PHEL</sub>	$\overline{RP}$ Setup to $\overline{CE}$ Going Low		480		ns	
t <sub>ELWL</sub>	$\overline{CE}$ Setup to $\overline{WE}$ Going Low		10		ns	
t <sub>AVWH</sub>	Address Setup to $\overline{WE}$ Going High		110		ns	2, 6
t <sub>DVWH</sub>	Data Setup to $\overline{WE}$ Going High		110		ns	2, 6
t <sub>WLWH</sub>	WE Pulse Width		110		ns	
t <sub>WHDX</sub>	Data Hold from $\overline{WE}$ High		5		ns	2
t <sub>WHAX</sub>	Address Hold from WE High		5		ns	2
t <sub>WHEH</sub>	$\overline{CE}$ Hold from $\overline{WE}$ High		5		ns	
t <sub>WHWL</sub>	WE Pulse Width High		60		ns	
t <sub>GHWL</sub>	Read Recovery before Write		0		ns	
t <sub>WHRL</sub>	$\overline{WE}$ High to $\overline{RY}/\overline{BY}$ Going Low			100	ns	
t <sub>RHPL</sub>	RP       Hold from Valid Status Register         Data and RY/BY       High		0		ns	3
t <sub>PHWL</sub>	$\overline{RP}$ High Recovery to $\overline{WE}$ Going Low		1		μs	
t <sub>WHGL</sub>	Write Recovery before Read		95		ns	
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid Status Register Data and RY/BY High		0		μs	
t <sub>WHQV</sub> 1	Duration of Byte Write Operation	20	8		μs	4, 5
t <sub>WHQV</sub> <sup>2</sup>	Duration of Block Erase Operation		0.3		s	4

#### NOTES:

1. Read timing during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.

4. Write/Erase durations are measured to valid Status Register (CSR) Data.

5. Byte write operations are typically performed with 1 Programming Pulse.

6. Address and Data are latched on the rising edge of  $\overline{WE}$  for all Command Write operations.




Figure 17. AC Waveforms for Command Write Operations

## AC Characteristics for $\overline{CE}$ - Controlled Command Write Operations<sup>1</sup>

 $V_{CC} = 3.3 V \pm 0.3 V$ ,  $T_A = 0^{\circ}C$  to +70°C

SYMBOL	PARAMETER	TYP.	MIN.	MAX.	UNITS	NOTE
t <sub>AVAV</sub>	Write Cycle Time		120		ns	
t <sub>PHWL</sub>	$\overline{RP}$ Setup to $\overline{WE}$ Going Low		480		ns	3
t <sub>VPEH</sub>	$V_{PP}$ Setup to $\overline{CE}$ Going High		100		ns	3
t <sub>WLEL</sub>	$\overline{WE}$ Setup to $\overline{CE}$ Going Low		0		ns	
t <sub>AVEH</sub>	Address Setup to $\overline{CE}$ Going High		110		ns	2, 6
t <sub>DVEH</sub>	Data Setup to $\overline{CE}$ Going High		110		ns	2, 6
t <sub>ELEH</sub>	CE Pulse Width		110		ns	
t <sub>EHDX</sub>	Data Hold from $\overline{CE}$ High		5		ns	2
t <sub>EHAX</sub>	Address Hold from $\overline{CE}$ High		5		ns	2
t <sub>EHWH</sub>	$\overline{WE}$ Hold from $\overline{CE}$ High		5		ns	
t <sub>EHEL</sub>	CE Pulse Width High		60		ns	
t <sub>GHEL</sub>	Read Recovery before Write		0		ns	
t <sub>EHRL</sub>	$\overline{CE}$ High to $\overline{RY}/\overline{BY}$ Going Low			100	ns	
t <sub>RHPL</sub>	$\overline{RP}$ Hold from Valid Status Register Data and $\overline{RY}/\overline{BY}$ High		0		ns	3
t <sub>PHEL</sub>	$\overline{RP}$ High Recovery to $\overline{CE}$ Going Low		1		μs	
t <sub>EHGL</sub>	Write Recovery before Read		95		ns	
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid Status Register Data and RY/BY High		0		μs	
t <sub>EHQV</sub> 1	Duration of Byte Write Operation	20	8		μs	4, 5
$t_{\rm EHQV}^2$	Duration of Block Erase Operation		0.3		S	4

#### NOTES:

1. Read timing during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.

4. Write/Erase durations are measured to valid Status Register (CSR) Data.

5. Byte Write operations are typically performed with 1 Programming Pulse.

6. Address and Data are latched on the rising edge of  $\overline{CE}$  for all Command Write operations.




Figure 18. Alternate AC Waveforms for Command Write Operations

## **Erase and Byte Write Performance**

 $V_{CC} = 3.3 V \pm 0.3 V$ ,  $T_A = 0^{\circ}C$  to +70°C


SYMBOL	PARAMETER	<b>TYP.</b> <sup>(1)</sup>	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
t <sub>WHRH</sub> 1	Byte Write Time	20			μs		2
t <sub>WHRH</sub> 2	Two-Byte Serial Write Time	30			μs		2
t <sub>WHRH</sub> <sup>3</sup>	16KB Block Write Time	0.33		1.3	s	Byte Write Mode	2
t <sub>WHRH</sub> 4	16KB Block Write Time	0.26		1.0	s	Two-Byte Serial Write Mode	2
	Block Erase Time (16KB)	0.8		1.0	S		2
	Full Chip Erase Time	12 - 19.2			s		2, 3

NOTES:


1. 25°C, V<sub>PP</sub> = 5.0 V

2. Excludes System-Level Overhead.

3. Depends on the number of protected blocks.



## **ORDERING INFORMATION**



#### LIFE SUPPORT POLICY

SHARP components should not be used in medical devices with life support functions or in safety equipment (or similiar applications where component failure would result in loss of life or physical harm) without the written approval of an officer of the SHARP Corporation.

#### WARRANTY

SHARP warrants to Customer that the Products will be free from defects in material and workmanship under normal use and service for a period of one year from the date of invoice. Customer's exclusive remedy for breach of this warranty is that SHARP will either (i) repair or replace, at its option, any Product which fails during the warranty period because of such defect (if Customer promptly reported the failure to SHARP in writing) or, (ii) if SHARP is unable to repair or replace, SHARP will refund the purchase price of the Product upon its return to SHARP. This warranty does not apply to any Product which has been subjected to misuse, abnormal service or handling, or which has been altered or modified in design or construction, or which has been serviced or repaired by anyone other than SHARP. The warranties set forth herein are in lieu of, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE ARE SPECIFICALLY EXCLUDED.

SHARP reserves the right to make changes in specifications at any time and without notice. SHARP does not assume any responsibility for the use of any circuitry described; no circuit patent licenses are implied.



#### NORTH AMERICA

SHARP Electronics Corporation Microelectronics Group 5700 NW Pacific Rim Blvd., M/S 20 Camas, WA 98607, U.S.A. Phone: (360) 834-2500 Telex: 49608472 (SHARPCAM) Facsimile: (360) 834-8903 http://www.sharpmeg.com

©1997 by SHARP Corporation Issued June 1996

#### EUROPE

SHARP Electronics (Europe) GmbH Microelectronics Division Sonninstraße 3 20097 Hamburg, Germany Phone: (49) 40 2376-2286 Telex: 2161867 (HEEG D) Facsimile: (49) 40 2376-2232

#### ASIA

SHARP Corporation Integrated Circuits Group 2613-1 Ichinomoto-Cho Tenri-City, Nara, 632, Japan Phone: (07436) 5-1321 Telex: LABOMETA-B J63428 Facsimile: (07436) 5-1532