查询LH52256C供应商

# 捷多邦,专业PCB打样工厂,24小时加急出货

# LH52256C/CH

# CMOS 256K (32K $\times$ 8) Static RAM


# FEATURES

- 32,768 × 8 bit organization
- Access time: 70 ns (MAX.)
- Supply current: Operating: 45 mA (MAX.)
  10 mA (MAX.) (t<sub>RC</sub>, t<sub>WC</sub> = 1 μs)
  Standby: 40 μA (MAX.)
- Data retention current: 1.0  $\mu$ A (MAX.) (V<sub>CCDR</sub> = 3 V, T<sub>A</sub> = 25°C)
- Wide operating voltage range: 4.5 V  $\pm$  5.5 V
- Operating temperature: Commerical temperature 0°C to +70°C
  Industrial temperature -40° to +85°C
- Fully-static operation
- Three-state outputs
- Not designed or rated as radiation hardened
- Package: 28-pin, 600-mil DIP 28-pin, 450-mil SOP 28-pin, 300-mil SK-DIP 28-pin, 8 × 3 mm<sup>2</sup> TSOP (Type I)
- N-type bulk silicon

# DESCRIPTION

The LH52256C is a Static RAM organized as  $32,768 \times 8$  bits which provides low-power standby mode. It is fabricated using silicon-gate CMOS process technology.

# **PIN CONNECTIONS**








Figure 2. TSOP (Type I) Pin Connections






Figure 3. LH52256C Block Diagram

# **PIN DESCRIPTION**

SIGNAL	PIN NAME
A <sub>0</sub> - A <sub>14</sub>	Address inputs
CE	Chip enable
WE	Write enable
OE	Output enable

SIGNAL	PIN NAME
I/O <sub>1</sub> - I/O <sub>8</sub>	Data inputs and outputs
Vcc	Power supply
GND	Ground

# TRUTH TABLE

CE	WE	ŌĒ	MODE	I/O <sub>1</sub> - I/O <sub>8</sub>	SUPPLY CURRENT	NOTE
Н	Х	Х	Standby	High impedance	Standby (I <sub>SB</sub> )	1
L	Н	L	Read	Data output	Active (I <sub>CC</sub> )	1
L	Н	Н	Output disable	High impedance	Active (I <sub>CC</sub> )	1
L	L	Х	Write	Data input	Active (I <sub>CC</sub> )	1

NOTE:

1. X = Don't care, L = Low, H = High

# **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V <sub>CC</sub>	-0.5 to +7.0	V	1
Input voltage	V <sub>IN</sub>	–0.5 to V <sub>CC</sub> + 0.5	V	1, 2
Operating temperature	T <sub>OPR</sub>	0 to +70	°C	
Storage temperature	T <sub>STG</sub>	-65 to +150	°C	

#### NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

2. Undershoot of -3.0 V is allowed width of pulse below 50 ns.

# **RECOMMENDED DC OPERATING CONDITIONS (T<sub>A</sub> = 0^{\circ}C to +70°C)**

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Input voltage	Vih	2.2		V <sub>CC</sub> + 0.5	V	
	VIL	-0.5		0.8	V	1

#### NOTE:

1. Undershoot of -3.0 V is allowed width of pulse below 50 ns.

# DC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = 4.5 V to 5.5 V)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input leakage current	ILI	$V_{IN} = 0 V \text{ to } V_{CC}$	-1.0		1.0	μA
Output leakage current	I <sub>LO</sub>	$\overrightarrow{CE} = V_{IH} \text{ or } \overrightarrow{OE} = V_{IH}$ $V_{I/O} = 0 \text{ V to } V_{CC}$	-1.0		1.0	μA
Operating supply current	Icc			25	45.0	mA
	I <sub>CC1</sub>	$ \begin{array}{l} t_{RC},  t_{WC} = 1 \; \mu s,  V_{IN} = V_{IL} \; or \; V_{IH}, \\ I_{I/O} = 0 \; mA, \; CE = V_{IL} \end{array} $			10.0	ША
Standby current	I <sub>SB</sub>	$\overline{CE} \ge V_{CC} - 0.2 V$		0.6	40.0	μΑ
	I <sub>SB1</sub>	CE = VIH			3.0	mA
Output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA			0.4	V
Calpat Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	2.4			

#### NOTE:

Typical values at V\_{CC} = 5.0 V, T\_A = 25°C

# AC ELECTRICAL CHARACTERISTICS AC Test Conditions

PARAMETER	MODE	NOTE
Input pulse level	0.6 V to 2.4 V	
Input rise and fall time	10 ns	
Input and output timing Ref. level	1.5 V	
Output load	1 TTL + C <sub>L</sub> (100 pF)	1

#### NOTE:

1. Including scope and jig capacitance.

# READ CYCLE (T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = 4.5 V to 5.5 V)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t <sub>RC</sub>	70		ns	
Address access time	t <sub>AA</sub>		70	ns	
CE access time	t <sub>ACE</sub>		70	ns	
Output enable to output valid	t <sub>OE</sub>		35	ns	
Output hold from address change	tон	10		ns	
CE Low to output active	t <sub>LZ</sub>	10		ns	1
OE Low to output active	toLZ	5		ns	1
CE High to output in High impedance	t <sub>HZ</sub>	0	30	ns	1
OE High to output in High impedance	tонz	0	30	ns	1

#### NOTES:

 Active output to high-impedance and high-impedance to output active tests specified for a ±200 mV transition from steady state levels into the test load.

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Write cycle time	t <sub>WC</sub>	70		ns	
CE Low to end of write	t <sub>CW</sub>	45		ns	
Address valid to end of write	tAW	45		ns	
Address setup time	tAS	0		ns	
Write pulse width	twp	35		ns	—
Write recovery time	t <sub>WR</sub>	0		ns	_
Input data setup time	t <sub>DW</sub>	30		ns	
Input data hold time	t <sub>DH</sub>	0		ns	
WE High to output active	tow	5		ns	1
WE Low to output in High impedance	t <sub>WZ</sub>	0	30	ns	1
OE High to output in High impedance	tонz	0	30	ns	1

# WRITE CYCLE (T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = 4.5 V to 5.5 V)

#### NOTE:

1. Active output to high-impedance and high-impedance to output active tests specified for a ±200 mV transition from steady state levels into the test load.

# CAPACITANCE ( $T_A = 25^{\circ}C$ , f = 1MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V			7	pF	1
I/O capacitance	C <sub>I/O</sub>	$V_{I/O} = 0 V$			10	pF	1

#### NOTE:

1. This parameter is sampled and not production tested.

# DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = 0°C to +70°C)

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNIT	NOTE	
Data retention supply voltage	V <sub>CCDR</sub>	$\overline{CE} \ge V_{CCDR} - 0.2 V$		2.0		5.5	V		
		V <sub>CCDR</sub> = 3.0 V	T <sub>A</sub> = 25°C		0.3	1.0			
Data retention supply current	ICCDR			TA = 40°C			3.0	μA	
		$\overline{CE} \ge V_{CCDR} - 0.2 V$				15			
Chip enable setup time	t <sub>CDR</sub>			0			ns		
Chip enable hold time	t <sub>R</sub>			t <sub>RC</sub>			ns	1	

#### NOTE:

1.  $t_{RC}$  = Read cycle time.

2. Typical values at  $T_A = 25^{\circ}C$ 




Figure 4. Read Cycle






Figure 5. Write Cycle (OE Controlled)





#### Figure 6. Write Cycle (OE Low Fixed)




#### Data Retention Timing Chart CE Controlled

# PACKAGE DIAGRAMS







### **ORDERING INFORMATION**

