LH5316P00B

CMOS 16M (2M × 8/1M × 16) MROM

FEATURES

- 2,097,152 × 8 bit organization
  (Byte mode: $\overline{BYTE}$ = V_{IL})
  1,048,576 × 16 bit organization
  (Word mode: $\overline{BYTE}$ = V_{IH})
- Access time: 120 ns (MAX.)
- Supply current:
  – Operating: 70 mA (MAX.)
  – Standby: 100 µA (MAX.)
- TTL compatible I/O
- Three-state output
- Single +5 V power supply
- Static operation
- Package:
  44-pin, 600-mil SOP
- Item related with COCOM regulation:
  – Non programmable
  – Not designed or rated as radiation hardened
  – CMOS process (P type silicon substrate)

DESCRIPTION

The LH5316P00B is a 16M-bit mask-programmable ROM organized as 2,097,152 × 8 bits (Byte mode) or 1,048,576 × 16 bits (Word mode) that can be selected by a $\overline{BYTE}$ input pin. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS



NOTE: The D_{15}/A_{-1} pin becomes LSB address input (A_{-1}) when the $\overline{BYTE}$ pin is set to be LOW in byte mode and data output (D_{15}) when set to be HIGH in word mode. The input state of $\overline{BYTE}$ pin can not be changed during operation. The $\overline{BYTE}$ pin must be set to either GND or V_{CC}.

5316P00B-1

Figure 1. Pin Connections



Figure 2. LH5316P00B Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A_{-1} - A_{19}	Address input
D_0 - D_{15}	Data output
$\overline{BYTE}$	×8bit / ×16 bit (Byte/word) mode select input
$\overline{CE}$	Chip enable input

SIGNAL	PIN NAME
$\overline{OE}$	Output enable input
V_{CC}	Power supply
GND	Ground
NC	No connection

TRUTH TABLE

$\overline{CE}$	$\overline{OE}$	$\overline{BYTE}$	A_{-1} (D_{15})	DATA OUTPUT		ADDRESS INPUT		SUPPLY CURRENT
				D_0 - D_7	D_8 - D_{15}	LSB	MSB	
H	X	X	X	High-Z	High-Z	—	—	Standby (I_{SB})
L	H	X	X	High-Z	High-Z	—	—	Operating
L	L	H	—	D_0 - D_7	D_8 - D_{15}	A_0	A_{19}	Operating
L	L	L	L	D_0 - D_7	High-Z	A_{-1}	A_{19}	Operating
L	L	L	H	D_8 - D_{15}	High-Z	A_{-1}	A_{19}	Operating

NOTES:
X = Don't care; High-Z = High-impedance

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V_{CC}	-0.3 to +7.0	V
Input voltage	V_{IN}	-0.3 to V_{CC} + 0.3	V
Output voltage	V_{OUT}	-0.3 to V_{CC} + 0.3	V
Operating temperature	T_{OPR}	0 to +70	°C
Storage temperature	T_{STG}	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V_{CC}	4.5	5.0	5.5	V

DC ELECTICAL CHARACTERISTICS (V_{CC} = 5 V ±10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input 'High' voltage	V_{IH}	—	2.2	V_{CC} + 0.3	V	—
Input 'Low' voltage	V_{IL}	—	-0.3	0.8	V	—
Output 'High' voltage	V_{OH}	I_{OH} = -400 µA	2.4	—	V	—
Output 'Low' voltage	V_{OL}	I_{OL} = 2.0 mA	—	0.4	V	—
Input leakage current	$\lvert I_{LI} \rvert$	V_{IN} = 0 V to V_{CC}	—	10	µA	—
Output leakage current	$\lvert I_{LO} \rvert$	V_{OUT} = 0 V to V_{CC}	—	10	µA	1
Operating current	I_{CC1}	t_{RC} = 120 ns	—	70	mA	2
	I_{CC2}	t_{RC} = 1 µs	—	55		
Standby current	I_{SB1}	$\overline{CE}$ = V_{IH}	—	2	mA	—
	I_{SB2}	$\overline{CE}$ = V_{CC} - 0.2 V	—	100	µA	—
Input capacitance	C_{IN}	f = 1 MHz, t_A = 25°C	—	10	pF	—
Output capacitance	C_{OUT}		—	10	pF	—

NOTES:
1. $\overline{CE}$ = V_{IH}, $\overline{OE}$ = V_{IH}, output is open
2. V_{IN} = V_{IH}, V_{IL}, $\overline{CE}$ = V_{IL}, output is open

AC ELECTICAL CHARACTERISTICS (V_{CC} = 5 V ±10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t_{RC}	120	—	ns	—
Address access time	t_{AA}	—	120	ns	—
Chip enable access time	t_{ACE}	—	120	ns	—
Output enable delay time	t_{OE}	—	60	ns	—
Output hold time	t_{OH}	5	—	ns	—
Output floating time	t_{CHZ}	—	60	ns	1
	t_{OHZ}	—	60	ns	

NOTE:
1. Determined by the time for the output to be opened. (Irrespective of output voltage)

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input rise/fall time	10 ns
Input signal fall time	10 ns
Input reference level	1.5 V
Output reference level	1.5 V
Output load condition	1TTL + 100 pF

CAUTION

It is recommended that a decoupling capacitor be connected between V_{CC} and GND-Pin.



NOTE: The output data becomes valid when the last intervals, t_{AA}, t_{ACE}, or t_{OE}, have concluded.

5316P00B-3

Figure 3. Byte Mode ($\overline{BYTE}$ = V_{IL})



NOTE: The output data becomes valid when the last intervals, t_{AA}, t_{ACE}, or t_{OE}, have concluded.

5316P00B-4

Figure 4. Word Mode ($\overline{BYTE}$ = V_{IH})

PACKAGE DIAGRAM

44SOP (SOP044-P-0600)



ORDERING INFORMATION



Example: LH5316P00N (CMOS 16M (2M x 8 or 1M x 16) Mask-Programmable ROM, 44-pin, 600-mil SOP)

5316P00B-5