February 1995

3.2 dB typ at 1 kHz

M3146 High Voltage Transistor Array

National Semiconductor

LM3146 High Voltage Transistor Array

General Description

The LM3146 consists of five high voltage general purpose silicon NPN transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially-connected pair. The transistors are well suited to a wide variety of applications in low power system in the dc through VHF range. They may be used as discrete transistors in conventional circuits however, in addition, they provide the very significant inherent integrated circuit advantages of close electrical and thermal matching. The LM3146 is supplied in a 14-lead molded dual-in-line package for applications requiring only a limited temperature range.


Features

- High voltage matched pairs of transistors, V_{BE} matched ±5 mV, input offset current 2 μA max at I_C = 1 mA
- Five general purpose monolithic transistors
- Operation from dc to 120 MHz
- Wide operating current range
- Low noise figure

Applications

- General use in all types of signal processing systems operating anywhere in the frequency range from dc to VHF
- Custom designed differential amplifiers
- Temperature compensated amplifiers





© 1995 National Semiconductor Corporation TL/H/7959

RRD-B30M115/Printed in U. S. A.



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. LM3146 Units

Power Dissipation: Each transistor $T_A = 25^{\circ}C \text{ to } 55^{\circ}C$ $T_A > 55^{\circ}C$	300 Derate at 6.67	mW mW/°C
Power Dissipation: Total Package $T_A = 25^{\circ}C$ $T_A > 25^{\circ}C$	500 Derate at 6.67	mW mW/°C
Collector to Emitter Voltage, V_{CEO}	30	V
Collector to Base Voltage, V_{CBO}	40	V
Collector to Substrate Voltage, V _{CIO} (Note 1)	40	v
Emitter to Base Voltage, V _{EBO} (Note 2)	5	v
Collector to Current, IC	50	mA
Operating Temperature Range	-40 to $+85$	°C
Storage Temperature Range	-65 to $+150$	°C

Soldering Information	
Dual-In-Line Package	
Soldering (10 seconds)	260°C
Small Outline Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
See AN-450 "Surface Mounting Methods and on Product Reliability" for other methods of s face mount devices.	

DC Electrical Characteristics $T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	Limits			Units
			Min	Тур	Max	Units
V _{(BR)CBO}	Collector to Base Breakdown Voltage	$I_{C} = 10 \ \mu A, I_{E} = 0$	40	72		V
V _{(BR)CEO}	Collector to Emitter Breakdown Voltage	$I_{\rm C} = 1 {\rm mA}, I_{\rm B} = 0$	30	56		V
V _{(BR)CIO}	Collector to Substrate Breakdown Voltage	$I_{CI} = 10 \ \mu A, I_B = 0,$ $I_E = 0$	40	72		v
V _{(BR)EBO}	Emitter to Base Breakdown Voltage (Note 2)	$I_{C} = 0, I_{E} = 10 \ \mu A$	5	7		v
I _{CBO}	Collector Cutoff Current	$V_{CB} = 10V, I_E = 0$		0.002	100	nA
ICEO	Collector Cutoff Current	$V_{CE} = 10V, I_B = 0$		(Note 3)	5	μΑ
h _{FE}	Static Forward Current Transfer Ratio (Static Beta)	$ I_{C} = 10 \text{ mA}, V_{CE} = 5V \\ I_{C} = 1 \text{ mA}, V_{CE} = 5V \\ I_{C} = 10 \mu\text{A}, V_{CE} = 5V $	30	85 100 90		
$I_{B1} - I_{B2}$	Input Offset Current for Matched Pair Q1 and Q2	$I_{C1} = 1_{C2} = 1 \text{ mA},$ $V_{CE} = 5V$		0.3	2	μA
V_{BE}	Base to Emitter Voltage	$I_{\rm C} = 1$ mA, $V_{\rm CE} = 3V$	0.63	0.73	0.83	V
$V_{BE1} - V_{BE2}$	Magnitude of Input Offset Voltage for Differential Pair	$V_{CE} = 5V$, $I_E = 1 \text{ mA}$		0.48	5	mV
$\Delta V_{BE} / \Delta T$	Temperature Coefficient of Base to Emitter Voltage	$V_{CE} = 5V$, $I_E = 1 \text{ mA}$		-1.9		mV/°C
V _{CE(SAT)}	Collector to Emitter Saturation Voltage	$I_{\rm C} = 10$ mA, $I_{\rm B} = 1$ mA		0.33		v
$\Delta V_{10}/\Delta T$	Temperature Coefficient of Input Offset Voltage	$I_{\rm C}=1$ mA, $V_{\rm CE}=5V$		1.1		μV/°C


Note 1: The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either dc or signal (ac) ground. A suitable bypass capacitor can be used to establish a signal ground. Note 2: If the transistors are forced into zener breakdown (V_{(BR)EBO}), degradation of forward transfer current ratio (h_{FE}) can occur.


Note 3: See curve.


Symbol Parameter	Conditions	Limits			Units	
		Min	Тур	Max	Gints	
NF	Low Frequency Noise Figure	$ f = 1 \text{ kHz}, \text{ V}_{\text{CE}} = 5\text{V}, \\ \text{I}_{\text{C}} = 100 \mu\text{A}, \text{ R}_{\text{S}} = 1 \text{ k}\Omega $		3.25		dB
f _T	Gain Bandwidth Product	$V_{CE} = 5V, I_C = 3 \text{ mA}$	300	500		MHz
C _{EB}	Emitter to Base Capacitance	$V_{EB} = 5V, I_{E} = 0$		0.70		pF
C _{CB}	Collector to Base Capacitance	$V_{CB} = 5V, I_C = 0$		0.37		pF
C _{CI}	Collector to Substrate Capacitance	$V_{CI} = 5V, I_{C} = 0$		2.2		pF
.ow Frequ	ency, Small Signal Equivalent Circuit	Characteristics				
h _{fe}	Forward Current Transfer Ratio	$f = 1 \text{ kHz}, V_{CE} = 3V, I_C = 1 \text{ mA}$		100		
h _{ie}	Short Circuit Input Impedance	$f = 1 \text{ kHz}, V_{CE} = 3V, I_C = 1 \text{ mA}$		3.5		kΩ
h _{oe}	Open Circuit Output Impedance	$f = 1 \text{ kHz}, V_{CE} = 3V, I_C = 1 \text{ mA}$		15.6		μmhc
h _{re}	Open Circuit Reverse Voltage Transfer Ratio	$f = 1 \text{ kHz}, V_{CE} = 3V,$ $I_C = 1 \text{ mA}$		1.8 x 10−4		
Admittance	Characteristics					
Y _{fe}	Forward Transfer Admittance	$f = 1 \text{ MHz}, V_{CE} = 3V, I_C = 1 \text{ mA}$		31 — j 1.5		mmhc
Y _{ie}	Input Admittance	$f = 1 \text{ MHz}, V_{CE} = 3V, I_C = 1 \text{ mA}$		0.3 + j 0.04		mmho
Y _{oe}	Output Admittance	$f = 1 \text{ MHz}, V_{CE} = 3V, I_{C} = 1 \text{ mA}$		0.001 + j 0.03		mmho
Y _{re}	Reverse Transfer Admittance	$f = 1 \text{ MHz}, V_{CE} = 3V, I_{C} = 1 \text{ mA}$		(Note 3)		mmho

Note 1: The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either dc or signal (ac) ground. A suitable bypass capacitor can be used to establish a signal ground. Note 2: If the transistors are forced into zener breakdown (V_{(BR)EBO}), degradation of forward transfer current ratio (h_{FE}) can occur.

Note 3: See curve.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.