

LM5100A/B/C LM5101A/B/C

3A, 2A and 1A High Voltage High-Side and Low-Side Gate Drivers

General Description

The LM5100A/B/C and LM5101A/B/C High Voltage Gate Drivers are designed to drive both the high-side and the low-side N-Channel MOSFETs in a synchronous buck or a half-bridge configuration. The floating high-side driver is capable of operating with supply voltages up to 100V. The "A" versions provide a full 3A of gate drive while the "B" and "C" versions provide 2A and 1A respectively. The outputs are independently controlled with CMOS input thresholds (LM5100A/B/C) or TTL input thresholds (LM5101A/B/C). An integrated high voltage diode is provided to charge the highside gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from the control logic to the high-side gate driver. Under-voltage lockout is provided on both the low-side and the high-side power rails. These devices are available in the standard SOIC - 8 pin and the LLP - 10 pin packages.

Features

- Drives both a high-side and low-side N-Channel MOSFETs
- Independent high and low driver logic inputs
- Bootstrap supply voltage up to 118V DC
- Fast propagation times (25 ns typical)
- Drives 1000 pF load with 8 ns rise and fall times
- Excellent propagation delay matching (3 ns typical)
- Supply rail under-voltage lockout
- Low power consumption
- Pin compatible with HIP2100/HIP2101

Typical Applications

- Current Fed push-pull converters
- Half and Full Bridge power converters
- Synchronous buck converters
- Two switch forward power converters
- Forward with Active Clamp converters

Package

- SOIC-8
- LLP-10 (4 mm x 4 mm)

Simplified Block Diagram





FIGURE 1.

Input/Output Options

Part Number	Input Thresholds	Peak Output Current
LM5100A	CMOS	3A
LM5101A	TTL	3A
LM5100B	CMOS	2A
LM5101B	TTL	2A
LM5100C	CMOS	1A
LM5101C	TTL	1A

Connection Diagrams






FIGURE 2.

Ordering Information

Ordering Number	Package Type	NSC Package Drawing	Supplied As
LM5100A/LM5101A M	SOIC 8	M08A	95 units shipped in anti static rails
LM5100A/LM5101A MX	SOIC 8	M08A	2500 shipped in Tape & Reel
LM5100A /LM5101A SD	LLP 10	SDC 10A	1000 shipped in Tape & Reel
LM5100A/LM5101A SDX	LLP 10	SDC 10A	4500 shipped in Tape & Reel
LM5100B/LM5101B MA	SOIC 8	M08A	95 units shipped in anti static rails
LM5100B/LM5101B MAX	SOIC 8	M08A	2500 shipped in Tape & Reel
LM5100B/LM5101B SD	LLP 10	SDC 10A	1000 shipped in Tape & Reel
LM5100B/LM5101B SDX	LLP 10	SDC 10A	4500 shipped in Tape & Reel
LM5100C/LM5101C MA	SOIC 8	M08A	95 units shipped in anti static rails
LM5100C/LM5101C MAX	SOIC 8	M08A	2500 shipped in Tape & Reel
LM5100C /LM5101C SD	LLP 10	SDC 10A	1000 shipped in Tape & Reel
LM5100C/LM5101C SDX	LLP 10	SDC 10A	4500 shipped in Tape & Reel

Pin Descriptions

Pin #		Nama	Description	Application Information			
SO-8	LLP-10	Name	Description	Application Information			
1	1	VDD	Positive gate drive supply	Locally decouple to VSS using low ESR/ESL capacitor			
				located as close to the IC as possible.			
2	2	НВ	High-side gate driver	Connect the positive terminal of the bootstrap capacitor to HB			
			bootstrap rail	and the negative terminal to HS. The bootstrap capacitor			
				should be placed as close to the IC as possible.			
3	3	НО	High-side gate driver output	Connect to the gate of high-side MOSFET with a short, low			
				inductance path.			
4	4	HS	High-side MOSFET source	Connect to the bootstrap capacitor negative terminal and the			
			connection	source of the high-side MOSFET.			
5	7	HI	High-side driver control input	The LM5100A/B/C inputs have CMOS type thresholds. The			
				LM5101A/B/C inputs have TTL type thresholds. Unused			
				inputs should be tied to ground and not left open.			
6	8	LI	Low-side driver control input	The LM5100A/B/C inputs have CMOS type thresholds. The			
				LM5101A/B/C inputs have TTL type thresholds. Unused			
				inputs should be tied to ground and not left open.			
7	9	VSS	Ground return	All signals are referenced to this ground.			
8	10	LO	Low-side gate driver output	Connect to the gate of the low-side MOSFET with a short, low			
				inductance path.			

Note: For LLP-10 package, it is recommended that the exposed pad on the bottom of the package be soldered to ground plane on the PC board, and that ground plane should extend out from beneath the IC to help dissipate heat. Pins 5 and 6 have no connection.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

VDD to VSS -0.3V to +18VHB to HS -0.3V to +18V LI or HI Input -0.3V to $V_{DD} + 0.3V$ LO Output -0.3V to $V_{DD} + 0.3V$ **HO Output** V_{HS} -0.3V to V_{HB} +0.3V HS to VSS (Note 6) -5V to +100V HB to VSS 118V Junction Temperature +150°C Storage Temperature Range -55°C to +150°C ESD Rating HBM (Note 2) 2 kV

Recommended Operating Conditions

VDD +9V to +14V HS -1V to 100V HB $V_{HS} +8V$ to $V_{HS} +14V$ HS Slew Rate <50 V/ns Junction Temperature -40°C to $+125^{\circ}\text{C}$

Electrical Characteristics

Limits in standard type are for T_J = 25°C only; limits in boldface type apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise specified, V_{DD} = V_{HB} = 12V, V_{SS} = V_{HS} = 0V, No Load on LO or HO (Note 4).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SUPPLY	CURRENTS					
I _{DD}	VDD Quiescent Current, LM5100A/B/C	LI = HI = 0V		0.1	0.2	- A
	VDD Quiescent Current, LM5101A/B/C	LI = HI = 0V		0.25	0.4	- mA
I _{DDO}	VDD Operating Current	f = 500 kHz		2.0	3	mA
I _{HB}	Total HB Quiescent Current	LI = HI = 0V		0.06	0.2	mA
I _{HBO}	Total HB Operating Current	f = 500 kHz		1.6	3	mA
I _{HBS}	HB to VSS Current, Quiescent	HS = HB = 100V		0.1	10	μΑ
I _{HBSO}	HB to VSS Current, Operating	f = 500 kHz		0.4		mA
INPUT PI	NS			•		•
V _{IL}	Input Voltage Threshold LM5100A/B/C	Rising Edge	4.5	5.4	6.3	V
V _{IL}	Input Voltage Threshold LM5101A/B/C	Rising Edge	1.3	1.8	2.3	V
V _{IHYS}	Input Voltage Hysteresis LM5100A/B/C			500		mV
V_{IHYS}	Input Voltage Hysteresis LM5101A/B/C			50		mV
R _I	Input Pulldown Resistance		100	200	400	kΩ
UNDER \	OLTAGE PROTECTION					•
V_{DDR}	VDD Rising Threshold		6.0	6.9	7.4	V
V_{DDH}	VDD Threshold Hysteresis			0.5		V
V _{HBR}	HB Rising Threshold		5.7	6.6	7.1	V
V _{HBH}	HB Threshold Hysteresis			0.4		V
BOOT ST	TRAP DIODE					
V_{DL}	Low-Current Forward Voltage	$I_{VDD-HB} = 100 \mu A$		0.52	0.85	V
V_{DH}	High-Current Forward Voltage	$I_{VDD-HB} = 100 \text{ mA}$		0.8	1	V
R _D	Dynamic Resistance LM5100A/B/C, LM5101A/B/C	I _{VDD-HB} = 100 mA		1.0	1.65	Ω
LO & HO	GATE DRIVER					1
V _{OL}	Low-Level Output Voltage	I _{HO} = I _{LO} = 100 mA				
OL	LM5100A/LM5101A	HO LO 33		0.12	0.25	
	Low-Level Output Voltage			0.16	0.4	V
	LM5100B/LM5101B			0.10	0.4	
	Low-Level Output Voltage			0.28	0.65	
	LM5100C/LM5101C			0.20	0.00	

Electrical Characteristics (Continued)

Limits in standard type are for $T_J = 25^{\circ}C$ only; limits in boldface type apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}C$, and are provided for reference purposes only. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO (Note 4).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LO & HO	GATE DRIVER		•			
V _{OH}	High-Level Output Voltage LM5100A/LM5101A	$I_{HO} = I_{LO} = 100 \text{ mA}$ $V_{OH} = VDD- \text{ LO or}$ $V_{OH} = HB - HO$		0.24	0.45	
	High-Level Output Voltage LM5100B/LM5101B			0.28	0.60	٧
	High-Level Output Voltage LM5100C/LM5101C			0.60	1.10	
I _{OHL}	Peak Pullup Current LM5100A/LM5101A	HO, LO = 0V		3		A
	Peak Pullup Current LM5100B/LM5101B			2		
	Peak Pullup Current LM5100C/LM5101C			1		
I _{OLL}	Peak Pulldown Current LM5100A/LM5101A	HO, LO = 12V		3		
	Peak Pulldown Current LM5100B/LM5101B			2		A
	Peak Pulldown Current LM5100C/LM5101C			1		
THERMA	L RESISTANCE		<u>'</u>	•	•	
θ_{JA}	Junction to Ambient	SOIC-8		170		°C/W
		LLP-10 (Note 3)		40		- C/W

Switching Characteristics

Limits in standard type are for $T_J = 25^{\circ}C$ only; limits in boldface type apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}C$, and are provided for reference purposes only. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO (Note 4).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{LPHL}	LO Turn-Off Propagation Delay LM5100A/B/C	LI Falling to LO Falling		20	45	no
	LO Turn-Off Propagation Delay LM5101A/B/C			22	56	ns
t _{LPLH}	LO Turn-On Propagation Delay LM5100A/B/C	LI Rising to LO Rising		20	45	
	LO Turn-On Propagation Delay LM5101A/B/C			26	56	ns
t _{HPHL}	HO Turn-Off Propagation Delay LM5100A/B/C	HI Falling to HO Falling		20	45	- ns
	HO Turn-Off Propagation Delay LM5101A/B/C			22	56	
t _{HPLH}	LO Turn-On Propagation Delay LM5100A/B/C	HI Rising to HO Rising		20	45	- ns
	LO Turn-On Propagation Delay LM5101A/B/C			26	56	
t _{MON}	Delay Matching: LO on & HO off LM5100A/B/C			1	10	ns
	Delay Matching: LO on & HO off LM5101A/B/C			4	10	
t _{MOFF}	Delay Matching: LO off & HO on LM5100A/B/C			1	10	
	Delay Matching: LO on & HO off LM5101A/B/C			4	10	ns
t _{RC} , t _{FC}	Either Output Rise/Fall Time	C _L = 1000 pF		8		ns

Switching Characteristics (Continued)

Limits in standard type are for $T_J = 25^{\circ}\text{C}$ only; limits in boldface type apply over the junction temperature (T_J) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise specified, $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO (Note 4).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _R	Output Rise Time (3V to 9V) LM5100A/LM5101A	C _L = 0.1 μF		430		no
	Output Rise Time (3V to 9V) LM5100B/LM5101B			570		ns
	Output Rise Time (3V to 9V) LM5100C/LM5101C			990		
t _F	Output Fall Time (3V to 9V) LM5100A/LM5101A	C _L = 0.1 μF		260		
	Output Fall Time (3V to 9V) LM5100B/LM5101B			430		ns
	Output Fall Time (3V to 9V) LM5100C/LM5101C			715		
t _{PW}	Minimum Input Pulse Width that Changes the Output			50		ns
t _{BS}	Bootstrap Diode Reverse Recovery Time	I _F = 100 mA, I _R = 100 mA		37		ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: The human body model is a 100 pF capacitor discharged through a 1.5kΩ resistor into each pin. 2 kV for all pins except Pin 2, Pin 3 and Pin 4 which are rated at 1000V.

Note 3: 4 layer board with Cu finished thickness 1.5/1/1/1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. 50 x 50mm ground and power planes embedded in PCB. See Application Note AN-1187.


Note 4: Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).

Note 5: The θ_{JA} is not a given constant for the package and depends on the printed circuit board design and the operating environment.


Note 6: In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS node will generally not exceed -1V. However, in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur, the HS voltage must never be more negative than VDD-15V. For example if VDD = 10V, the negative transients at HS must not exceed -5V.

Typical Performance Characteristics


Peak Sourcing Current vs VDD




Sink Current vs Output Voltage




LM5100A/B/C $I_{\rm DD}$ vs Frequency




Peak Sinking Current vs VDD



Source Current vs Output Voltage




LM5101A/B/C $I_{\rm DD}$ vs Frequency




Typical Performance Characteristics (Continued)


Operating Current vs Temperature




Quiescent Current vs Supply Voltage




Undervoltage Rising Thresholds vs Temperature




I_{HB} vs Frequency



Quiescent Current vs Temperature




Undervoltage Threshold Hysteresis vs Temperature



20203117


Typical Performance Characteristics (Continued)


Bootstrap Diode Forward Voltage




20203115

LM5101A/B/C Input Threshold vs Temperature






LM5100A/B/C Input Threshold vs Temperature




LM5100A/B/C Input Threshold vs VDD



20203125


LM5100A/B/C Propagation Delay vs Temperature




20203112

Typical Performance Characteristics (Continued)


LM5101A/B/C Propagation Delay vs Temperature




LO & HO Gate Drive - Low Level Output Voltage vs Temperature




LO & HO Gate Drive - Output Low Voltage vs VDD



LO & HO Gate Drive - High Level Output Voltage vs Temperature



LO & HO Gate Drive - Output High Voltage vs VDD



Timing Diagram




FIGURE 3.

Layout Considerations

The optimum performance of high and low-side gate drivers cannot be achieved without taking due considerations during circuit board layout. Following points are emphasized.

- Low ESR / ESL capacitors must be connected close to the IC, between VDD and VSS pins and between the HB and HS pins to support the high peak currents being drawn from VDD during turn-on of the external MOS-FET.
- To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor must be connected between MOSFET drain and ground (VSS).
- In order to avoid large negative transients on the switch node (HS pin), the parasitic inductances in the source of top MOSFET and in the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
- 4. Grounding Considerations:
 - a) The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gate into a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminal of the MOSFET. The MOSFETs should be placed as close as possible to the gate driver.
 - b) The second high current path includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor and low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.

Power Dissipation Considerations


The total IC power dissipation is the sum of the gate driver losses and the bootstrap diode losses. The gate driver

losses are related to the switching frequency (f), output load capacitance on LO and HO (C_L), and supply voltage (VDD) and can be roughly calculated as:

$$P_{DGATES} = 2 \cdot f \cdot C_L \cdot V_{DD}^2$$

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. The following plot shows the measured gate driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the above equation. This plot can be used to approximate the power losses due to the gate drivers.

Gate Driver Power Dissipation (LO + HO)
V_{DD} = 12V, Neglecting Diode Losses




The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Since each of these events happens once per cycle, the diode power loss is proportional to frequency.


Power Dissipation Considerations

(Continued)

Larger capacitive loads require more energy to recharge the bootstrap capacitor resulting in more losses. Higher input voltages ($V_{\rm IN}$) to the half bridge result in higher reverse recovery losses. The following plot was generated based on calculations and lab measurements of the diode recovery time and current under several operating conditions. This can be useful for approximating the diode power dissipation. The total IC power dissipation can be estimated from the previous plots by summing the gate drive losses with the bootstrap diode losses for the intended application.



Physical Dimensions inches (millimeters) unless otherwise noted




Controlling dimension is inch. Values in [] are millimeters.

Notes: Unless otherwise specified.

- 1. Standard lead finish to be 200 microinches/5.08 micrometers minimum lead/tin (solder) on copper.
- 2. Dimension does not include mold flash.
- 3. Reference JEDEC registration MS-012, Variation AA, dated May 1990.

SOIC-8 Outline Drawing NS Package Number M08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes: Unless otherwise specified.

- 1. For solder thickness and composition, see "Solder Information" in the packaging section of the National Semiconductor web page (www.national.com).
- 2. Maximum allowable metal burr on lead tips at the package edges is 76 microns.
- 3. No JEDEC registration as of May 2003.

LLP-10 Outline Drawing NS Package Number SDC10A

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are trademarks or registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright © 2006 National Semiconductor Corporation.

For the most current product information visit us at www.national.com.





Email: new.feedback@nsc.com Tel: 1-800-272-9959

Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center

Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560