

查询LM6118供应商

zsc.con







Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Total Supply Voltage	42V
Input Voltage	(Note 2)
Differential Input Current (Note 3)	±10 mA
Output Current (Note 4)	Internally Limited
Power Dissipation (Note 5)	500 mW
ESD Tolerance	
(C = 100 pF, R = 1.5 kΩ)	±2 kV

 Junction Temperature
 150°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature
 (Soldering, 10 sec.)
 300°C

Operating Temp. Range

LM6118	–55°C to +125°C
LM6218A	–40°C to +85°C
LM6218	–40°C to +85°C

Electrical Characteristics

 $\pm 5V \le V_S \le \pm 20V$, $V_{CM} = 0V$, $V_{OUT} = 0V$, $I_{OUT} = 0A$, unless otherwise specified. Limits with standard type face are for $T_J = 25^{\circ}$ C, and **Bold Face Type** are for **Temperature Extremes.**

		Тур	LM6118	LM6218A	LM6218	
Parameter	Conditions	25°C	Limits	Limits	Limits	Units
			(Note 6)	(Note 6)	(Note 6)	
Input Offset Voltage	$V_{\rm S} = \pm 15 V$	0.2	1	1	3	mV (max
			2	2	4	
Input Offset Voltage	$V-+3V \le V_{CM} \le V+-3.5V$	0.3	1.5	1.5	3.5	mV (max
			2.5	2.5	4.5	
Input Offset Current	$V-+3V \le V_{CM} \le V+-3.5V$	20	50	50	100	nA (max
			250	100	200	
Input Bias Current	$V - + 3V \le V_{CM} \le V + - 3.5V$	200	350	350	500	nA (max
			950	950	1250	
Input Common Mode	$V - + 3V \le V_{CM} \le V + - 3.5V$	100	90	90	80	dB (min)
Rejection Ratio	$V_{S} = \pm 20V$		85	85	75	
Positive Power Supply	V- = -15V	100	90	90	80	dB (min
Rejection Ratio	$5V \le V + \le 20V$		85	85	75	
Negative Power Supply	V+ = 15V	100	90	90	80	dB (min
Rejection Ratio	$-20V \le V- \le -5V$		85	85	75	
Large Signal	$V_{out} = \pm 15V$ $R_1 = 10k$	500	150	150	100	V/mV (mi
Voltage Gain	$V_{\rm S} = \pm 20 V$		100	100	70	
0	$V_{out} = \pm 10V$ $R_L = 500$	200	50	50	40	V/mV (mi
	$V_{\rm S} = \pm 15V$ (±20 mA)		30	30	25	
V _O Output Voltage	Supply = $\pm 20V$ R _L = 10k	17.3	±17	±17	±17	V (min)
Swing						
Total Supply Current	$V_{\rm S} = \pm 15 V$	5.5	7	7	7	mA (max
			7.5	7.5	7.5	
Output Current Limit	$V_{\rm S} = \pm 15 V$, Pulsed	65	100	100	100	mA (max
Slew Rate, $Av = -1$	$V_{\rm S} = \pm 15 V, V_{\rm out} = \pm 10 V$	140	100	100	100	V/µs (mir
	$R_{s} = R_{f} = 2k, C_{f} = 10 \text{ pF}$		50	50	50	
Slew Rate, Av = +1	$V_{s} = \pm 15V, V_{out} = \pm 10V$	75	50	50	50	V/µs (mii
	$R_{S} = R_{f} = 2k, C_{f} = 10 \text{ pF}$		30	30	30	
Gain-Bandwidth Product	$V_{\rm S} = \pm 15 V$, f _o = 200 kHz	17	14	14	13	MHz (mii
0.01% Settling Time	$\Delta V_{out} = 10V, V_{S} = \pm 15V,$					ns
$A_{V} = -1$	$R_{s} = R_{f} = 2k, C_{f} = 10 \text{ pF}$	400				
Input Capacitance	Inverter	5				pF
	Follower	3				pF

the device beyond its rated operating conditions.

Electrical Characteristics (Continued)

Note 3: The inputs are shunted with three series-connected diodes back-to-back for input differential clamping. Therefore differential input voltages greater than about 1.8V will cause excessive current to flow unless limited to less than 10 mA.


Note 4: Current limiting protects the output from a short to ground or any voltage less than the supplies. With a continuous overload, the package dissipation must be taken into account and heat sinking provided when necessary.


Note 5: Devices must be derated using a thermal resistance of 90° C/W for the N and WM packages.


Note 6: Limits are guaranteed by testing or correlation.


Typical Performance Characteristics

Input Bias Current











Common Mode Rejection

Unity Gain Bandwidth

22





 $V_{c} = \pm 15'$

16

10

100

1k


OUTPUT LOAD RESISTANCE (Ω) DS010254-32

10k


FREQUENCY (MHz)


25







Large Signal Response (Sine Wave)















Step Response, Av = +1, Vs = ±15V



Application Information

General

The LM6118/LM6218 are high-speed, fast-settling dual op-amps. To insure maximum performance, circuit board layout is very important. Minimizing stray capacitance at the inputs and reducing coupling between the amplifier's input and output will minimize problems.


Supply Bypassing

To assure stability, it is recommended that each power supply pin be bypassed with a 0.1 μF low inductance capacitor near the device. If high frequency spikes from digital circuits or switching supplies are present, additional filtering is recommended. To prevent these spikes from appearing at the output, R-C filtering of the supplies near the device may be necessary.

Power Dissipation


These amplifiers are specified to 20 mA output current. If accompanied with high supply voltages, relatively high power dissipation in the device will occur, resulting in high junction temperatures. In these cases the package thermal resistance must be taken into consideration. (See Note 5 under Electrical Characteristics.) For high dissipation, an N package with large areas of copper on the pc board is recommended.

Settling Time, Vs = ±15V



DS010254-7

Step Response, Av = -1, $Vs = \pm 15V$




Amplifier Shut Down


If one of the amplifiers is not used, it can be shut down by connecting both the inverting and non-inverting inputs to the V– pin. This will reduce the power supply current by approximately 25%.

Capacitive Loading

Maximum capacitive loading is about 50 pF for a closed-loop gain of +1, before the amplifier exhibits excessive ringing and becomes unstable. A curve showing maximum capacitive loads, with different closed-loop gains, is shown in the Typical Performance Characteristics section.

To drive larger capacitive loads at low closed-loop gains, isolate the amplifier output from the capacitive load with 50Ω . Connect a small capacitor directly from the amplifier output to the inverting input. The feedback loop is closed from the isolated output with a series resistor to the inverting input.






Examples of unity gain connections for a voltage follower, Inverter, and integrator driving capacitive loads up to 1000 pF are shown here. Different R1–C1 time constants and capacitive loads will have an effect on settling times.


Input Bias Current Compensation


Input bias current of the first op amp can be reduced or balanced out by the second op amp. Both amplifiers are laid out in mirror image fashion and in close proximity to each other, thus both input bias currents will be nearly identical and will track with temperature. With both op amp inputs at the same potential, a second op amp can be used to convert bias current to voltage, and then back to current feeding the first op amp using large value resistors to reduce the bias current to the level of the offset current.

Examples are shown here for an inverting application, (a) where the inputs are at ground potential, and a second circuit (b) for compensating bias currents for both inputs.





www.national.com






www.national.com





www.national.com



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.