Ordering number: EN 2810 A 7005 供应商

NMOS LSI



No.2810A

LM7005

# Electronic AV Tuner-Use Electronic Tuning PLL Frequency Synthesizer

#### Features

The LM7005 is an N-channel MOS LSI used as an AV tuner-use electronic tuning PLL frequency synthesizer converting a wide range of fequency bands from UHF to LW.

(1) Programmable divider

· RF 1 pin: 1/2 prescaler + 1/16 or 1/17 swallow counter + main counter 400MHz to 900MHz (18bits)

RF 2 pin: 1/16 or 1/17 swallow counter + main counter 30MHz to 450MHz (18bits)

· RF 3 pin: 1/16 or 1/17 swallow counter + main counter 30MHz to 150MHz (18bits)

· RF 4 pin: Direct input to main counter 0.5MHz to 35MHz (14bits)

(2) Reference frequency

. Programmable divider (14bits)
220Hz to 450kHz at Fundamental Crystal (X'tal) oscillation frequency: 7.2MHz

(3) Unlock detection pin available


(4) Deadlock clear circuit available

(5) Output ports: 7 pins


N-ch open drain output type

(6) Package: DIP24S (Slim)

### Pin Assignment




## Package Dimensions 3084 (unit: mm)



SANYO Electric Co., Ltd. Semiconductor Business Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10.1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

## Block Diagram



: Input frequency selection)

## Pin symbol

XIN, XOUT : X'tal OSC

RF1 to RF4 : Local oscillation signal input

CE, DI, CL : Serial data input

OUT0 to OUT6 : Output ports

 $\overline{\text{UL}}$ : Unlock signal output PD1, PD2 : Charge pump output  $V_{BB}$ : Back gate bias input

 $v_{DD}^{^{\prime }}$ : Supply voltage

 $V_{SS1}$ ,  $V_{SS2}$ ,  $V_{SS3}$ : Ground

Absolute Maximum Rati			~~	•				unit
Maximum Supply Voltag		max	$ m V_{DD}$			-0.3	to 6.0	V
Back Gate Bias Input	$ m V_{BB}$		$ m V_{BB}$		-4.0  to  -2.0			V
Input Voltage	$v_{in}$		CE,CL			-0.3		V
•	$V_{IN}$	(2)	Input p	ins other than V <sub>IN</sub> (1)	-0.31	o V <sub>DD</sub>	+0.3	V
Output Voltage	$v_{ou}$			to OUT6,ŪL			to 15	V
Output Current	IOL	max	OUT0	to OUT6,ÜL			3.0	mΑ
Allowable Power Dissipa	ation Pd n	nax	Ta≦85	s°C			430	mW
Operating Temperature	$T_{0p}$					-40 to	+85	°C
Storage Temperature	$\operatorname{Tstg}$	•			_	55 to	+125	°C
Allowable Operating Co.	nditions a	ıt Ta = -	· 40 to +	$85^{\circ}\text{C}, V_{SS} = 0\text{V}$	min	typ	max	unit
Supply Voltage	$V_{\mathrm{DD}}$	$V_{\mathrm{DD}}$		, 50	4.5	J P	5.5	V
'H'-Level Input Voltage	$V_{IH}^{DD}$	CE,CI	L.DI		2.2		5.5	v
'L'-Level Input Voltage	$v_{iL}^{n}$	CE,CI			0		0.7	v
Output Voltage	VOUT		to OUT	$^{\circ}6.\overline{ ext{UL}}$	ŏ		13	v
Input Frequency	$f_{IN}(1)$	XIN		Capacitor coupled	1.0			MHz
				sine wave input:				*******
	$f_{IN}(2)$	RF1		Capacitor coupled	400		900	MHz
	***			sine wave input: SP=*				11,1112
	$f_{IN}(3)$	RF2		Capacitor coupled	100		450	MHz
	***			sine wave input: $SP=1$			100	1,1112
	$f_{IN}(4)$	RF2		Capacitor coupled	30		150	MHz
	***			sine wave input: $SP = 0$	•		200	14112
	$f_{IN}(5)$	RF3		Capacitor coupled	30		150	MHz
				sine wave input: $SP = *$	•		200	14112
	$f_{IN}(6)$	RF4		Capacitor coupled	0.5		35	MHz
	111 . /			sine wave input: SP=*	0.0		O,O	*********
Guaranteed Crystal	X'tal	XIN-X	COUT	(CI≦50Ω)	3.0	7.2	8.0	MHz
Oscillation Resonator				,	3.0		Ψ.0	111111
Input Amplitude	$V_{IN}(1)$	XIN		Capacitor coupled	0.5		1.5	Vrms
· •	221			sine wave input	0.0		1.0	7 1 1115
	$V_{IN}(2)$	RF1		Capacitor coupled	0.1		1.5	Vrms
	221			sine wave input	0,2		1.0	V 1 1115
	$V_{IN}(3)$	RF2		Capacitor coupled	0.1		1.5	Vrms
	221			sine wave input	0.7		1.0	7 1 1115
	$V_{IN}(4)$	RF3		Capacitor coupled	0.1		1.5	Vrms
	4.1 3 7			sine wave input	J.1		1.0	CILLA
	$V_{IN}(5)$	RF4		Capacitor coupled	0.1		1.5	Vrms
	771 /-/	<b>-</b>		sine wave input	V. 1		1.0	4 1 1112
Note : CD is an a fell	.41 .141			10 11 11 11 11 11 11 11 11 11 11 11 11 1				

Note: SP is one of the control data bits, which is used for selecting a desired input frequency band.

(\* Don't care)

Electrical Characteristics	s under rec	ommended opera	ting conditions	min	typ	max	unit
On-chip Feedback	Rf(1)	XIN		<b>_</b>	1.0		MΩ
Resistor	Rf (2)	RF1			500		kΩ
	Rf(3)	RF2			500		kΩ
	Rf (4)	RF3			500		$\mathbf{k}\Omega$
	Rf (5)	RF4			500		$\mathbf{k}\Omega$
'H'-Level Input Current	$I_{IH}(1)$	CE,CL,DI	$V_{IN} = 5.5V$			5.0	$\mu$ A
	$I_{IH}(2)$	XIN	$V_{IN} = V_{DD}$			20	$\mu$ A
	$I_{IH}(3)$	RF1,2,3,4	$V_{IN} = V_{DD}$			40	μĀ
'L'-Level Input Current	$I_{IL}(1)$	CE,CL,DI	$V_{IN} = V_{SS}$			5.0	μA
	$I_{IL}(2)$	XIN	$V_{IN} = V_{SS}$			20	μA
	$I_{IL}(3)$	RF1,2,3,4	$V_{IN} = V_{SS}$			40	$\mu$ A
				Contin	ued o	on next	page.

## LM7005

^ .	C	
Continuea	iram	preceding page.

constitution at dans les coonseines les	6			min	typ	max	unit
'H'-Level Output Voltage	$V_{OH}$	PD1,PD2	$I_{O} = 0.1 \text{mA}$ 0.	$6V_{\mathrm{DD}}$	• •		V
'L'-Level Output Voltage	$V_{OL}(1)$	PD1,PD2	$I_0 = 0.1 \text{mA}$			0.3	V
E House of the first of the fir	V <sub>OL</sub> (2)	OUTO to OUT6, UL	$I_0 = 2mA$			1.0	V
Output OFF Leak Current		OUT0 to OUT6, $\overline{UL}$	$V_O = 13V$			5.0	μA
'H'-Level Tri-State OFF	I <sub>OFFH</sub>	PD1,PD2	$V_O = V_{DD}$		0.01	10.0	пA
Leak Current							
'L'-Level Tri-State OFF	$I_{OFFL}$	PD1,PD2	$V_O = V_{SS}$		0.01	10.0	nΑ
Leak Current							
Input Capacitance	$C_{IN}$	RF1			2.5		$\mathbf{pF}$
Supply Current	$I_{DD}$		$f_{IN}(2) = 900 MHz,$		55	80	mΑ
			$V_{IN}(2) = 100 \mathrm{mVrm}$	ns,			
			X'tal = 7.2MHz,				
			other input pins = 3	$V_{SS}$ ,			
			loutput pins = open	'			

## [1] Pin Description

Symbol	Pin No.	Contents	Functional Description	I/O Type
XIN XOUT	1 24	X'tal OSC	Crystal oscillation frequency input pin. Connected with the crystal oscillation resonator with an oscillation frequency of 7.2MHz.	Input Output
RF1	18	Local oscillation signal frequency input	<ul> <li>Serial data input pin: This input pin is selected when bits DV0 and DV1 are set to 0. The serial input data to this pin is transmitted to a programmable divider circuit.</li> <li>The input frequency range is between 400MHz and 900MHz (100mVrms: Minimum).</li> <li>The input signal is transmitted to the swallow counter via the internal prescaler.</li> <li>The settable division ratio is between 256 and 262143. Please note that the actual division ratio will be twice the value set because the internal prescaler is provided.</li> </ul>	Input
RF2	16	Local oscillation signal frequency input	<ul> <li>Serial data input pin: This pin is selected when control data bits DV0 and DV1 are set to 1 and 0, respectively. The input serial data to this pin is transmitted to a programmable divider circuit.</li> <li>Serial input data with control data bit SP=1: <ul> <li>The input frequency range is between 100 MHz and 450MHz (100mVrms: Minimum).</li> <li>The input signal frequency to this pin is directly transmitted to the swallow counter, not via the 1/2 internal prescaler.</li> <li>The settable division ratio can be between 256 and 262143.</li> </ul> </li> <li>Serial input data with control data bit SP=0: <ul> <li>The input signal frequency is between 30MHz and 150MHz (100mVrms: Minimum).</li> <li>The input signal frequency is directly transmitted to the swallow counter, not via the 1/2 internal prescaler.</li> <li>The settable division ratio can be between 256 and 262143.</li> </ul> </li> </ul>	Input

Continued from preceding page.

Symbol	Pin No.	Contents	Functional Description	I/O Type
RF3	14	Local oscillation signal frequency input	<ul> <li>Serial data input pin: This pin is selected when control data bits DV0 and DV1 are set to 0 and 1, respectively. The serial input data to this pin is transmitted to a programmable divider circuit.</li> <li>The input frequency range is between 30MHz and 150MHz (100mVrms: Minimum).</li> <li>The input signal frequency is directly transmitted to the swallow counter, not via the 1/2 internal prescaler.</li> <li>The settable division ratio can be between 256 and 626143.</li> </ul>	Input
RF4	13	Local oscillation signal frequency input	<ul> <li>Serial data input pin: This is selected when control data bits DV0 and DV1 are set to 1. The input serial data to this pin is transmitted to a programmable divider circuit.</li> <li>The input frequency range is between 0.5MHz and 35MHz.</li> <li>The input signal frequency is directly transmitted to the 14-bit main divider.</li> <li>The settable division ratio is between 16 and 16383.</li> </ul>	Input
PD1 PD2	21 22	Phase comparator Charge pump output	Charge pump output from the PLL circuit: H-level output Reference frequency (fref) < fosc/N. L-level output Reference frequency (fref) > fosc/N. Floating state Reference frequency (fref) = fosc/N. Note: fosc/N = local ocillation signal frequency divided by N.	Output (Tri-state)
ÜL	5	Unlock detection output	<ul> <li>Used for PLL lock/unlock state output.</li> <li>PLL in lock state: Open-circuited.</li> <li>PLL in unlock state: Low</li> <li>For more information, refer to the unlock detection circuit.</li> </ul>	Output  N-ch open drain circuit type
CE	2	Chip enable signal input	· Set this pin to the H-level state to input serial data to the LM7005.	Input *
CL	4	Clock pulse input	· Provide synchronization timings for inputting serial data into the LM7005.	Input *
DI	3	Serial data input	<ul> <li>Pin for inputting serial data to the LM7005.</li> <li>To set the initial value in the LM7005, the total number of 56 bits must be used.</li> </ul>	lnput **
OUT0 OUT1 OUT2 OUT3 OUT4 OUT5 OUT6	6 7 8 9 10 11 12	Output port	<ul> <li>Output ports used for outputting the 7-bit serial data from the controller to an external circuit. This synthesizer receives 7-bit serial data 00 to 06 from the controller and then latches it into the shift register. That 7-bit serial data is then output in parallel to an external device from these 7 ports.</li> <li>Data logic "1": Open-circuited</li> <li>Data logic "0": Low</li> <li>Withstand voltage level: 13V</li> </ul>	Output  N-ch open drain circuit type


Continued on next page.

Continued from preceding page.

Symbol	nbol Pin No. Contents		Functional Description	I/O Type
$V_{BB}$	20	Back gate bias input	· Pin for back gate bias input (The capacitor of 0.01 $\mu F$ is needed between this pin and the ground.)	<u></u>
$V_{\mathrm{DD}}$	19	Supply voltage	· Supply voltage pin. (Supply voltage: 4.5V to 5.5V)	_
V <sub>SS1</sub>	23	Ground	· Ground pin	_
V <sub>SS2</sub>	17	Ground	· Ground pin for high frequency signal : For RF1 pin	***
V <sub>SS3</sub>	15	Ground	· Ground pin for high frequency signal : For RF2/3/4 pin	_

 $<sup>\</sup>times$  H-level input voltage for pins CE, CL and DI: 2.2V to 5.5V (V<sub>IH</sub>). L-level input voltage for pins CE, CL and DI: 0V to 0.7V (V<sub>IL</sub>). These voltage levels are independent of the supply voltage (V<sub>DD</sub>).

## [2] Control data (serial data) configuration



The sirial data for controlling the LM7005 consists of 56 bits. After the power on, all the 56 bits must be input to the LM7005 for initialization.

Mode 1: The LSI test mode selection data (T0 and T1) must be set to 0.

Mode 2 : The 24 bits from D0 to \* must be used.

Mode 3: The 32 bits from R0 to DZ1 must be used.

○: Input required, -: Input not required.

					Y	•			- <u>1</u>
	(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)	(9)
Mode 1	0	0	0	0	0	0	0	0	0
Mode 2	0	0	_	_			_		_
Mode 3	_	_	0	0	0	0	0	0	0

[3] Control data bit description

No.	Data	Description	Associated data bits
(1)	Programmable divider control data D0 to D17 : Specify a desired division ratio	The control data (D0 to D17) must be input to the LM7005 for setting a desired division ratio in the programmable divider circuit. This control data is a binary value. Bit D17 is the most significant bit (MSB) of the control data. The least significant bit (LSB) of this control data depends on bits DV0 and DV1 as shown in the table below.	DV0 DV1 SP
(2)	DV0 and DV1 : Divider selection data SP : Select a desired input frequency band	<ul> <li>Bits DV0 and DV1 are used to select a desired local oscillation signal input pin from RF1 to RF4.</li> <li>Bit SP has meaning if RF2 pin has been selected. This bit is used to select a desired input frequency range. *: Do not care.</li> <li>DV0 DV1 Pin SP H/L Settable division ratio         <ul> <li>0 0 RF1 * - 400MHz to 900MHz</li> <li>1 0 RF2 1 H 100MHz to 450MHz</li> <li>1 30MHz to 150MHz</li> <li>0 1 RF3 * - 30MHz to 150MHz</li> <li>1 1 RF4 * - 0.5MHz to 35MHz</li> </ul> </li> </ul>	D0 to D17
(3)	R0 to R13 : Select a desired reference frequency	<ul> <li>Bits R0 to R13 are used to set a desired division ratio in the reference divider circuit.</li> <li>The control data (R0 to R13) is a binary value. The least significant bit (LSB) of this control data is R0.</li> <li>Settable division ratio: 8 to 16383.</li> <li>Actual division ratio = division ratio set ×2</li> <li>Reference frequency = Crystal oscillation frequency: XIN/actual division ratio</li> </ul>	UL0 UL1 UE0 UE1
(4)	O0 to O6 : Specify output port data	· Bits O0 to O6 are used to determine the output data to an external device from ports OUT0 to OUT6.  The control data (O0 to O6) is input to the LM7005 from the controller and then latched into the shift register. The content of the shift register is output to an external device from output ports OUT0 to OUT6. Each output port consists of an N-ch open drain output circuit and enters the following state:  · Data logic "1": Open-circuited · Data logic "0": Low	_

Continued on next page.

ontini	ued from preceding p	age.	
No.	Data	Description	Associated data bits
		Data bits (ULO and UL1) are used for detecting a pulse width of a phase error signal from the phase comparator to the pulse width detection circuit. Data bits (UEO and UE1) are used to specify a desired expansion time data for output unlock signal from the LM7005 to an external circuit.	
(5) (6)	UL0 and UL1, and UE0 andUE1 : Unlock detection data bits	UL0	R0 to R13
(7)	PD0 and PD1 : Charge pump output control data	These two bits are used to control the charge pump outputs (PD1 and PD0).  When the PLL is forced into a deadlock state, these data bits are used to control the charge pump outputs and then allows the PLL to exit from the deadlock state.    PD0   PD1   Charge pump output   0   0   Normal operation   1   0   High   0   1   Low   1   1   Floating   1   1   Floating	_
(8)	DZ0 and DZ1 : Dead zone control data	These two data bits are used to select a desired dead zone for the phase detector from the following four options.  DZC > DZB > DZA  Dead zone  DZA  DZB DZB DZB DZC DZB DZC DZB DZC DZB DZC DZB DZC DZC DZB DZC DZC DZB DZC	-
(9)	T0 and T1 : LSI test data	These two data bits are used to select a desired test mode. They have nothing to do with the user operation.  Normally, these bits are set to 0.  Note that these data bits must be always set to "0" right after power is supplied.	

#### [4] Control data (serial data) entry

There are three control data entry modes available on the LM7005. Control data can be input to this LSI after one of the three entry modes has been selected.


The one of the three entry modes can be selected by four data bits (A0 to A3) input to the DI pin before the CE pin level becomes High. Note that the these four bits are input to the LSI on the rising edge of the clock pulses input to the CL pin.

The timing chart is given under the table below.

Mode	A0	A1	A2	А3	Function Description	Operations Description			
1	1	0	0	0	All the control data bits need to be input.	This mode allows all the 56 control data bits to be input to the LM7005. This mode must be used for initializing the LSI immediately after power is applied.			
2	0	1	0	0	Only the control data bits for controlling the programmable divider need to be input.	· This mode allows only the 24 control data bits (D0 to SP, *) to be input to the LM7005. The other bits than the 32 bits remain unchanged.			
3	1	1	0	0	Only the control data bits for controlling the reference divider need to be input.	r controlling the ce divider need to (R0 to DZ1) to be input to the LM7005. The other bits than the 24 bits remain unchang-			
	0 to 0	0 to 0	to 0	0 to 0	Invalid • This is an invalid mode. No control data cannot be input to the LSI.				
		CE				Mode select			
:	CL								
	DI AO X A1 X A2 X A3 X								

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall;
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - 2 Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

## [5] Serial control data input timing




Mode 1: This mode allows the user to input 60 bits to the DI pin: 4 mode selection data bits + 56 control data bits

where fx'tal = 7.2MHz.


- Mode 2: This mode allows the user to input 28 bits to the DI pin: 4 mode selection data bits + 24 control data bits
- Mode 3: This mode allows the user to input 36 bits to the DI pin: 4 mode selection data bits + 32 control data bits

### [6] Programmable divider circuit configuration



Pin	DV0	DV1	Settable division ratio	Actual division ratio	SP	Channel	Input frequency range	Frequency band
RF1	0,	0	256 to 262134	Division ratio set $ imes 2$	*	(A)	400MHz to 900MHz	UHF
PF2	1	0	Same as above	Division ratio set	1	(B)	100MHz to 450MHz	VHF
PFZ	1	0	Same as above	Division ratio set	0	(C)	30MHz to 150MHz	FM
RF3	0	1	Same as above	Division ratio set	*	⟨D⟩	30MHz to 150MHz	FM
RF4	1	1	16 to 16383	Division ratio set	*	<b>(E)</b>	0.5MHz to 35MHz	SW,MW,LW

## [7] Unlock detector circuit configuration



ULO	ULI		Phase error detector	Division ratio set for reference divider	Detection pulse width at fx'tal=7.2MHz
0	0	W0	(Direct output) *	8 or greater	_
1	0	W1	±4/fx'tal or longer	8 or greater	±0.56μs or greater
0	1	W2	±16/fx'tal or longer	24 or greater	±2.23μs or greater
1	1	W3	±64/fx'tal or longer	96 or greater	±8.89µs or greater

ULO	UL1		Expansion time period = N cycles of fref (reference frequency)	Reference frequency : fref = 100kHz
0	0	E0	8 cycles	0.08ms
1	0	E1	64 cycles	0.64ms
0	1	E2	128 cycles	1.28ms
1	1	E3	512 cycles	5.12ms

ULO, UL2, UEO and UE1: Control data bits and \* indicates that phase error signal pulse width will not be expanded.

- · Phase error signal detection width is closely related to a division ratio set in the reference divider. Please keep it in mind.
- · Phase error signal detection width and expansion time period are determined by a crystal oscillation resonator frequency and a selected reference frequency. Please keep it in mind.

Example: Crystal oscillation resonator - - - 7.2MHz. Reference frequency - - - 100kHz

- ① Division ratio set in the reference divider:  $7.2MHz \div 100kHz \div 2 = 36$
- ② Phase error signal detection width: UL0=0, UL=1→W2---±2.23µs or greater. Note that W3 cannot be selected.
- ③ Expansion time period: UE0 = UE1 =  $1 \rightarrow E3 - 5.12$ msec.

