N

National Semiconductor

November 1998

LM9830 36-Bit Color Document Scanner

General Description

The LM9830 is a complete document scanner system on a single IC. The LM9830 provides all the functions (CCD control, illumination control, analog front end, pixel processing function image data buffer/SRAM controller, microstepping motor controller, and EPP parallel port interface) necessary to create a high performance color scanner. The LM9830 scans images in 36 bit color, and has output data formats for 36 bits, 30 bits, and 24 bits.

The only additional active components required are an external SRAM for data buffering and power transistors for the stepper motor. Parallel port pass-through requires two additional TTL/CMOS logic ICs.

Applications

- Color Flatbed Document Scanners
- · Color Sheetfed Document Scanners

Features

- Scans at up to 6Mpixels/s (2M RGB pixels/sec).
- Digital Pixel Processing provides 300, 200, 150, 100, 75, and 50 dpi horizontal resolution from 300dpi sensor, and 600, 400, 300, 200, 150, 100, 75, and 50 dpi horizontal resolution from a 600dpi sensor.
- Provides 50-600dpi vertical resolution in 1 dpi increments.
- · Pixel rate error correction for gain (shading) and offset errors.
- Output formats include 12 bit linear, 10 bit linear with shading and offset, or 8 bit gamma corrected, all with 12 bit accuracy.
- Multiple CCD clocking rates allows matching of CCD clock to

- scan resolution and pixel depth for maximum scan speed.
- Stepper motor control tightly coupled with buffer management to maximize data transfer efficiency.
- PWM stepper motor current control allows microstepping for the price of fullstepping.
- Supports 64k, 128k, or 256k x8 external SRAMs.
- Parallel Port interface supports EPP, PS2 (bidirectional), or SPP (nibble) modes of operation.
- Pixel depths of 1, 2, or 4 bits are packed into bytes for faster scans of line art and low pixel depth images.
- · Supports 1 and 3 channel CIS and CCD devices.
- 3 (R, G, and B) user-programmable gamma correction tables.
- Able to transmit an arbitrary range of pixels to speed up scanning of smaller items (business cards, etc.) by zooming in on a subset of CCD pixels.
- Compatible with a wide range of color linear CCDs and Contact Image Sensors (CIS)
- Internal bandgap voltage reference.
- 100 pin TQFP package


Key Specifications

· Power Dissipation (typical)

- Analog to Digital Converter Resolution
- Maximum Pixel Conversion Rate
- 6MHz <10 seconds


12 Bits

- A4 Color 150dpi scan (typical, EPP Interface) <10 seconds
- A4 Color 300dpi scan (typical, EPP Interface) <40 seconds
- A4 Color 600dpi scan (typical, EPP Interface) <160 seconds
 - Supply Voltage
- +5V±10% 350mW



Commercial (0°C ≤ T_A ≤ +70°C) Package LM9830VJD VJD100A 100 Pin Thin Quad Flatpac LM9830VJDX VJD100A 100 Pin Thin Quad Flatpac, Tape & Reel

TRI-STATE® is a registered trademark of National Semiconductor Corporation



Ordering Information

Absolute Maximum Ratings (Notes 1 & 2)

Package Input Current (Note 3) ±50mA
Package Dissipation at T_A = 25°C (Note 4)
ESD Susceptibility (Note 5)

Human Body Model 1000V Soldering Information

Infrared, 10 seconds (Note 6) 235°C Storage Temperature -65°C to +150°

Operating Ratings (Notes 1 & 2)

 $\begin{array}{lll} \text{Operating Temperature Range} & & & & & & & & \\ \text{LM9830VJD} & & & & & & & \\ \text{V}_{A} \text{ Supply Voltage} & & & & & & \\ \text{V}_{D} \text{ Supply Voltage} & & & & & \\ \text{V}_{D} \text{ Supply Voltage} & & & & & \\ \text{V}_{D} \text{ Supply Voltage} & & & & \\ \text{V}_{D} \text{ Voltage} & &$

 $|\mathsf{V}_\mathsf{A}\text{-}\mathsf{V}_\mathsf{D}|,\,|\mathsf{V}_\mathsf{A}\text{-}\mathsf{V}_\mathsf{DI/O}|,\,|\mathsf{V}_\mathsf{A}\text{-}\mathsf{V}_\mathsf{SRAM}|,\,|\mathsf{V}_\mathsf{D}\text{-}\mathsf{V}_\mathsf{DI/O}|,$

Electrical Characteristics

The following specifications apply for AGND=DGND=DGND $_{I/O}$ =DGND $_{SRAM}$ =0V, V_A = V_D = $V_{DI/O}$ = V_{SRAM} =+5.0 V_{DC} , $f_{CRYSTAL\ IN}$ = 50MHz. **Boldface limits apply for T** $_A$ = T_J = T_{MIN} **to T** $_{MAX}$; all other limits T_A = T_J =25°C. (Notes 7, 8, & 12)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)				
CCD/CIS Source Requirements for Full Specified Accuracy and Dynamic Range (Note 12)									
V _{OS PEAK}	Sensor's Maximum Output Signal Amplitude before LM9830 Analog Front End Saturation	tude before LM9830 Analog Front Gain = 3.0							
Full Chann	el Characteristics								
	Resolution with No Missing Codes			12	bits (min)				
INL	Integral Non-Linearity Error (Note 11)		-1.1 +4.6	-7 +10	LSB (min) LSB (max)				
DNL	Differential Non-Linearity		-0.5 +0.7	-0.9 +2.0	LSB (min) LSB (max)				
С	Analog Channel Gain Constant (ADC Codes/V)	Includes voltage reference variation, gain setting = 1	2048	1863 2129	LSB (min) LSB (max)				
V _{OS1}	Pre-Boost Analog Channel Offset Error, CCD Mode		4	-21 +34	mV (min) mV (max)				
V _{OS1}	Pre-Boost Analog Channel Offset Error, CIS Mode		12	-15 +38	mV (min) mV (max)				
V _{OS2}	Pre-PGA Analog Channel Offset Error		-30	-58 +8	mV (min) mV (max)				
V _{OS3}	Post-PGA Analog Channel Offset Error		-21	-59 +14	mV (min) mV (max)				
Coarse Co	lor Balance PGA Characteristics (Config	uration Registers 3B, 3C, and 3D)		•					
	Monotonicity			5	bits (min)				
	G ₀ (Minimum PGA Gain)	PGA Setting = 0	0.93	.90 .96	V/V (min) V/V (max)				
	G ₃₁ (Maximum PGA Gain)	PGA Setting = 31	3.05	2.98 3.15	V/V (min) V/V (max)				
	x3 Boost Gain	x3 Boost Setting On (bit B5 of Gain Register is set)	2.99	2.86 3.08	V/V (min) V/V (max)				
	Gain Error at any gain (Note 13)		±0.2	±1.6	% (max)				

Electrical Characteristics (Continued)

The following specifications apply for AGND=DGND=DGND $_{I/O}$ =DGND $_{SRAM}$ =0V, V_A=V_D=V_{DI/O}=V_{SRAM}=+5.0V_{DC}, f_{CRYSTAL IN}= 50MHz. **Boldface limits apply for T**_A=T $_J$ =T_{MIN} **to T**_{MAX}; all other limits T_A=T $_J$ =25°C. (Notes 7, 8, & 12)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
Static Offs	et DAC Characteristics (Configuration Re	egisters 38, 39, and 3A)	•	•	
	Monotonicity			6	bits (min)
	Offset DAC LSB size	PGA gain = 1	9.3	5.8 12.7	mV (min) mV (max)
	Offset DAC Adjustment Range	PGA gain = 1	±290	±270	mV (min)
Analog Inp	ut Characteristics				
	Average OS _R , OS _G , OS _B Input Current	CDS Enabled, OS = 3.5V _{DC}	±80		nA
	OS _R , OS _G , OS _B Input Current	CDS Disabled, OS = 3.5V _{DC}	±24	±30	μA (max)
Internal Vo	Itage Reference Characteristics		•	•	
V _{BANDGAP}	Voltage Reference Output Voltage		1.2		V
V _{REF LO}	Negative Reference Output Voltage		V _{REF MID} -1.0		V
V _{REF MID}	Midpoint Reference Output Voltage		V _A /2.0		V
V _{REF HI}	Positive Reference Output Voltage		V _{REF MID} +1.0		V

DC and Logic Electrical Characteristics

The following specifications apply for AGND=DGND=DGND $_{I/O}$ =DGND $_{SRAM}$ =0V, V_A = V_D = $V_{DI/O}$ = V_{SRAM} =+5.0 V_{DC} , $f_{CRYSTAL\ IN}$ = 50MHz. **Boldface limits apply for T**_A= T_J = T_{MIN} **to T**_{MAX}; all other limits T_A = T_J = T_S =

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits
•	ut Characteristics for DB0-DB7, D0- O #2, CMODE	-D7, STROBE, AUTOFEED, INIT, SELE	ECT IN, PSENSE	#1, PSENSE#	2, MISC I
V _{IN(1)}	Logical "1" Input Voltage	V _{DI/O} =5.5V		2.0	V (min)
$V_{IN(0)}$	Logical "0" Input Voltage	V _{DI/O} =4.5V		0.8	V (max
I _{IN}	Input Leakage Current		±500		nA
C _{IN}	Input Capacitance		5		pF
Digital Out	put Characteristics for DB0-DB7, A	0-A17, RD, WR (SRAM Interface)		•	
V _{OUT(1)}	Logical "1" Output Voltage	V _{DI/O} =4.5V, I _{OUT} =-4mA		2.4	V (min
V _{OUT(0)}	Logical "0" Output Voltage	V _{DI/O} =5.5V, I _{OUT} =8mA		0.4	V (max
Digital Out	put Characteristics for D0-D7, ERR	OR, ACK, BUSY, PE, SELECT (Paralle	el Port Interface)	•	
V _{OUT(1)}	Logical "1" Output Voltage	V _{DI/O} =4.5V, I _{OUT} =-4mA		2.4	V (min
V _{OUT(0)}	Logical "0" Output Voltage	V _{DI/O} =5.5V, I _{OUT} =14mA		0.4	V (max
•	put Characteristics for MISC I/O #1 MP _G , LAMP _B	, MISC I/O #2, A, B, \overline{A} , \overline{B} , TR1, TR2, ϵ	91, ø2, RS, CP1,	CP2, TRISTA	TE, LATC
V _{OUT(1)}	Logical "1" Output Voltage	V _{DI/O} =4.5V, I _{OUT} =-4mA		2.4	V (min
V _{OUT(0)}	Logical "0" Output Voltage	V _{DI/O} =5.5V, I _{OUT} =8mA		0.4	V (max

DC and Logic Electrical Characteristics

The following specifications apply for AGND=DGND=DGND $_{I/O}$ =DGND $_{SRAM}$ =0V, V_A = V_D = $V_{DI/O}$ = V_{SRAM} =+5.0 V_{DC} , $f_{CRYSTAL\ IN}$ = 50MHz. **Boldface limits apply for T** $_A$ = T_J = T_{MIN} **to T** $_{MAX}$; all other limits T_A = T_J = T_S =0. (Notes 7 & 8)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
CRYSTAL IN	I, CRYSTAL OUT Characteristics				
XTAL _{OUT DC}	CRYSTAL OUT Bias Level (Offset)		0.8		V
XTAL _{OUT AC}	CRYSTAL OUT Amplitude	f _{CRYSTAL} = 50MHz	0.8		V _{P-P}
Power Supp	oly Characteristics				
I _A	Analog Supply Current (V _A pins)	Operating Standby	64 0.75	83 0.95	mA (max) mA (max)
I _{D I/O}	Digital I/O Supply Current (V _{D I/O} , V _D , and V _{SRAM} pins)	Operating Standby	40 5	48 6.5	mA (max) mA (max)

AC Electrical Characteristics

The following specifications apply for AGND=DGND=DGND_{I/O}=DGND_{SRAM}=0V, $V_A=V_D=V_{DI/O}=V_{SRAM}=+5.0V_{DC}$, $f_{CRYSTAL\ IN}=50MHz$, MCLK DIVIDER = 1.0 (unless otherwise noted), $f_{MCLK}=f_{CRYSTAL\ IN}/MCLK\ DIVIDER$, $f_{ADC\ CLK}=f_{MCLK}/8$, C_L (databus loading) = 20pF/pin. **Boldface limits apply for T**_A= $T_J=T_{MIN}$ **to T**_{MAX}; all other limits $T_A=T_J=25^{\circ}C$. (Notes 7 & 8)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
	Parallel F	ort Address Write (Figur	e 1)		
t _{SETUP1}	D0-D7 (Address) valid to SELECT IN falling		-60	-10	ns (min)
t _{SETUP2}	STROBE falling edge to SELECT IN falling		-15	-10	ns (min)
t _{SI-B1}	SELECT IN falling to BUSY rising		25	40	ns (max)
t _{B-SI}	BUSY rising to SELECT IN rising		0	20	ns (min)
t _{HOLD1}	SELECT IN rising to STROBE rising		-45	-15	ns (min)
t _{SI-B2}	SELECT IN rising to BUSY falling		33	50	ns (max)
t _{HOLD2}	D0-D7 (Address) hold time after BUSY falling		-10	0	ns (min)
	Paralle	Port Data Write (Figure	2)		
t _{SETUP1}	D0-D7 valid or STROBE falling to SELECT IN falling		-60	-10	ns (min)
t _{SETUP2}	STROBE falling to AUTOFEED falling		-25	-10	ns (min)
tt	AUTOFEED falling to BUSY rising		34	50	ns (max)
t _{B-AF1}	BUSY rising to AUTOFEED rising		0	20	ns (min)
t _{HOLD1}	AUTOFEED rising to STROBE rising		-40	-10	ns (min)
t _{AF-B2}	AUTOFEED rising to BUSY falling	All Except Dataport Dataport	16 1.5 t _{ADC CLK}	35 3 t _{ADC CLK}	ns (max) ns (max)
t _{HOLD2}	D0-D7 valid after BUSY falling		-10	0	ns (min)

AC Electrical Characteristics

The following specifications apply for AGND=DGND=DGND_{I/O}=DGND_{SRAM}=0V, $V_A=V_D=V_{DI/O}=V_{SRAM}=+5.0V_{DC}$, $f_{CRYSTAL\ IN}=50MHz$, MCLK DIVIDER = 1.0 (unless otherwise noted), $f_{MCLK}=f_{CRYSTAL\ IN}/MCLK\ DIVIDER$, $f_{ADC\ CLK}=f_{MCLK}/8$, C_L (databus loading) = 20pF/pin. **Boldface limits apply for T**_A=T_J=T_{MIN} **to T**_{MAX}; all other limits $T_A=T_J=25^{\circ}C$. (Notes 7 & 8)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)
	Parallel Po	ort 8 Bit Data Read (Figu	ıre 3)		
t _{AF-B3}	AUTOFEED falling to BUSY rising	All Except Dataport Dataport	25 1.5 t _{ADC CLK}	45 3 t _{ADC CLK}	ns (max) ns (max)
t _{EPP ACCESS}	D0-D7 valid before BUSY rising	(Note 14)	7	-5	ns (min)
t _{B-ĀF2}	BUSY rising to AUTOFEED rising		1	10	ns (min)
t _{EPP HOLD}	AUTOFEED rising to D0-D7 Tri-State		20	10 27	ns (min) ns (max)
t _{AF-B4}	AUTOFEED rising to BUSY falling		3 t _{MCLK}	4 t _{MCLK}	ns (max)
	Nibb	le Data Read (Figure 4)	•		
t _{AF-B3}	AUTOFEED falling to BUSY rising	All Except Dataport Dataport	25 1.5 t _{ADC CLK}	45 3 t _{ADC CLK}	ns (max) ns (max)
t _{NIB} ACCESS1	D4-D7 valid before BUSY rising		2	-20	ns (min)
t _{B-ĀF2}	BUSY rising to AUTOFEED rising		1	10	ns (min)
t _{NIB} ACCESS2	D0-D3 valid after AUTOFEED rising		5	15	ns (max)
t _{AF-B4}	AUTOFEED rising edge to BUSY falling		3 t _{MCLK}	4 t _{MCLK}	ns (max)
	Microproces	ssor Mode (Figures 5, 6,	and 7)		
t _{ALE SETUP}	D0-D7 (Address) valid before ALE falling		0	6	ns (min)
t _{ALE HOLD}	D0-D7 (Address) valid after ALE falling		2	8	ns (min)
t _{ALE}	ALE high time		2	8	ns (min)
t _{ALE-R/W}	ALE falling to CS/RD/WR falling (next operation)			16	ns (min)
tWR SETUP	D0-D7 valid before WR rising		0	6	ns (min)
tWR HOLD	D0-D7 valid after WR rising		2	10	ns (min)
t _{WR}	WR pulse width		3	10	ns (min)
tRD ACCESS	RD low to D0-D7 valid		22	31	ns (max)
tRD TRI-STATE	RD high to D0-D7 Tri-State		20	28	ns (max)

AC Electrical Characteristics

The following specifications apply for AGND=DGND=DGND_{I/O}=DGND_{SRAM}=0V, $V_A=V_D=V_{DI/O}=V_{SRAM}=+5.0V_{DC}$, $f_{CRYSTAL\ IN}=50MHz$, MCLK DIVIDER = 1.0 (unless otherwise noted), $f_{MCLK}=f_{CRYSTAL\ IN}/MCLK\ DIVIDER$, $f_{ADC\ CLK}=f_{MCLK}/8$, C_L (databus loading) = 20pF/pin. **Boldface limits apply for T**_A=**T**_J=**T**_{MIN} **to T**_{MAX}; all other limits $T_A=T_J=25^{\circ}C$. (Notes 7 & 8)

Symbol	Parameter	Conditions	Typical (Note 9)	Limits (Note 10)	Units (Limits)	
SRAM W	/rite Timing (Figure 8) - Typical Value	s Represent Worst Case	Timing for Diffe	rent MCLK Fre	quencies	
tWR F ADDR SETUP	Address valid to WR falling		0.5 t _{MCLK} - 7ns	3	ns (min)	
tWR R ADDR	Address valid to WR rising		1.5 t _{MCLK} - 9ns	21	ns (min)	
WR DATA SETUP	DB0-DB7 valid to WR rising		1 t _{MCLK} - 9ns	11	ns (min)	
t _{WR}	WR pulse width		1 t _{MCLK} - 5ns	15	ns (min)	
WR ADDR HOLD	WR rising to Address data change		0.33 t _{MCLK} - 4ns	2	ns (min)	
twr data hold	WR rising to DB0-DB7 data Tri-State		1	4	ns (max)	
SRAM R	ead Timing (Figure 9) - Typical Value	Represent Worst Case	Timing for Diffe	rent MCLK Fre	quencies	
		4 slot mode	2 t _{MCLK} - 12ns			
t _{RD} SETUP	Address valid to DB0-DB7 data valid	8 slot mode (f _{MCLK} = 25MHz)	1 t _{MCLK} - 12ns	28	ns (max)	

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

 $\textbf{Note 2:} \ \, \textbf{All voltages are measured with respect to GND=AGND=DGND=DGND}_{I/O} = \textbf{DGND}_{SRAM} = \textbf{0V}, \, \textbf{unless otherwise specified}.$


Note 3: When the input voltage (V_{IN}) at any pin exceeds the power supplies $(V_{IN} < GND \text{ or } V_{ID} > V_A \text{ or } V_D)$, the current at that pin should be limited to 25mA. The 50mA maximum package input current rating limits the number of pins that can simultaneously safely exceed the power supplies with an input current of 25mA to two.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by $T_J max$, Θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_J max - T_A) / \Theta_{JA}$. $T_J max = 150^{\circ}C$ for this device. The typical thermal resistance (Θ_{JA}) of this part when board mounted is $53^{\circ}C/W$.

Note 5: Human body model, 100pF capacitor discharged through a $1.5k\Omega$ resistor.

Note 6: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 7: Two diodes clamp the OS analog inputs to AGND and VA as shown below. This input protection, in combination with the external clamp capacitor and the output impedance of the sensor, prevents damage to the LM9830 from transients during power-up.



Note 8: For best performance, it is required that all supply pins be powered from the same power supply with separate bypass capacitors at each supply pin.


Note 9: Typicals are at T_{.I}=T_A=25°C, f_{CRYSTAL IN} = 50MHz, and represent most likely parametric norm.


Note 10: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).


Note 11: Integral linearity error is defined as the deviation of the analog value, expressed in LSBs, from the straight line that best fits the actual transfer function of the ADC.

Note 12: V_{REF} is defined as the CCD OS voltage for the reference period following the reset feedthrough pulse. V_{WHITE} is defined as the peak CCD pixel output voltage for a white (full scale) image with respect to the reference level, V_{REF} . V_{RFF} is defined as the peak positive deviation above V_{REF} of the reset feedthrough pulse. The maximum correctable range of pixel-to-pixel V_{WHITE} variation is defined as the maximum variation in V_{WHITE} (due to PRNU, light source intensity variation, optics, etc.) that the

LM9830 can correct for using its internal PGA. Note 13: PGA Gain Error is the maximum difference between the measured gain for any PGA code and the ideal gain calculated by using the formula $\operatorname{Gain}_{PGA} \left(\begin{matrix} V \\ V \end{matrix} \right) = G_0 + X \frac{PGA \operatorname{code}}{32} \quad \text{where } X = (G_{31} - G_0) \frac{32}{31} \ .$ Note 14: Interaction with an actual parallel port load (C_{LOAD} > 200pF) can increase data settling time by as much as 100ns if the parallel port databus is precharged high. For this reason, it is recommended that the parallel port be driven to 0x00h by the PC when not in the reverse transfer phase. When reading coefficient data from register 6 (register 3 = 00000XX1 binary), the EPP handshaking generated by the host PC may be faster than the data can settle. For this reason it is recommended that software handshaking ("PS2" mode) be used when verifying coefficient data.







Pin Descri	ptions								
	CCD Driver Signals								
ø1	Digital Output. CCD/CIS clock signal, phase 1.								
ø2	Digital Output. CCD clock signal, phase 2.								
RS	Digital Output. Reset pulse for the CCD.								
CP1	Digital Output. Clamp pulse for the CCD.								
CP2	Digital Output. Clamp pulse for the CCD.								
TR1, TR2	Digital Outputs. Transfer pulses for the CCD(CIS).								
	Analog I/O								
OS _R , OS _G , OS _B	Analog Inputs. These inputs (for Red, Green, and Blue) should be tied to the sensor's output signal through DC blocking capacitors.								
V _{REF} LO FORCE, V _{REF} LO SENSE	Analog Output/Input. Connect $V_{REF\ LO\ OUT}$ to $V_{REF\ LO\ IN}$ and bypass to AGND with a 0.05µF monolithic capacitor.								
V _{REF} MID FORCE, V _{REF} MID SENSE	Analog Output/Input. Connect $V_{REF\ MID\ OUT}$ to $V_{REF\ MID\ IN}$ and bypass to AGND with a 0.05 μ F monolithic capacitor.								
V _{REF} HI FORCE, V _{REF} HI SENSE	Analog Output/Input. Connect $V_{REF\ HI\ OUT}$ to $V_{REF\ HI\ IN}$ and bypass to AGND with a $0.05\mu F$ monolithic capacitor.								
V _{BANDGAP}	Analog Output. Bypass to AGND with a 0.05µF monolithic capacitor.								
(General Digital I/O								
CRYSTAL IN	Digital Input. This is the 50MHz (typical) master system clock.								
CRYSTAL OUT	Digital Output. Used with CRYSTAL IN and an external crystal to form a crystal oscillator.								
CLK_SEL	Digital Input. Should be tied to DGND for operation with an external crystal. To use an external TTL or CMOS clock source, tie CLK_SEL to $\rm V_{D\ I/O}$ and drive the clock into the CRYSTAL OUT pin.								
	PC I/O								
D0 (LSB) -D7 (MSB)	Digital Inputs/Outputs. This is the 8 bit data path between the LM9830 and the host computer.								
STROBE	Digital Input. WR signal in μP Mode.								
AUTOFEED	Digital Input. RD signal in μP Mode.								
SELECTIN	Digital Input. ALE signal in µP Mode.								
INIT	Digital Input. CS signal in μP Mode.								
ACK	Digital Output.								
BUSY	Digital Output.								
PE	Digital Output.								
SELECT	Digital Output.								
ERROR	Digital Output.								

F	Printer Passthrough								
TRISTATE	Digital Output. Low when in printer passthrough mode, high when the LM9830 is active. Low when no power is applied to the LM9830.								
LATCH	Digital Output. High when in printer passthrough mode, low when the LM9830 is active. Tri-state when no power is applied to the LM9830.								
Stepper Motor I/O									
$A, B, \overline{A}, \overline{B}$	Digital Outputs. Pulses to stepper motor.								
SENSE _A , SENSE _B	Analog Inputs. Current sensing for PWM winding current control.								
SENSE _{GND}	Analog Input. Ground sense input for PWM winding current control.								
S	canner Support I/O								
PSense #1, PSense #2	Digital Inputs. Programmable, used for sensing paper, front panel switches, etc.								
Misc I/O #1, Misc I/O #2	Digital Inputs/Outputs. Programmable, used for front panel switches, status LEDs, etc.								
LAMP _R , LAMP _G , LAMP _B	Digital Outputs. Used to control R, G, and B LEDs of single output CIS, as well as brightness of CCFL.								
	External RAM I/O								
DB0 (LSB) - DB7 (MSB)	Digital Inputs/Outputs. This is the 8 bit data path between the external RAM and the LM9830.								
A0-A17	Digital Outputs. Address pins for up to 256k bytes external RAM.								
RD	Digital Output. Read signal to external RAM.								
WR	Digital Output. Write signal to external RAM.								
Co	ommunication Mode								
CMODE	Digital Input. Tie to DGND to operate in parallel port mode, or to $V_{D\ I/O}$ to operate in microprocessor compatible mode.								
	Test								
TEST	Analog Output. This pin can be used to view the Sample Signal, Sample Reference, and Clamp Signals.								
An	alog Power Supplies								
V _A	This is the positive supply pin for the analog supply. It should be connected to a voltage source of +5V and bypassed to AGND with a 0.1µF monolithic capacitor in parallel with a 10µF tantalum capacitor.								
AGND	This is the ground return for the analog supply.								

Di	Digital Power Supplies							
V _D	This is the positive supply pin for the LM9830's digital circuitry. It should be connected to a voltage source of +5V and bypassed to DGND with a 0.1µF monolithic capacitor.							
DGND	This is the ground return for V _D .							
V _{D I/O}	This is the positive supply pin for the LM9830's external I/O. It should be connected to a +5V voltage source and bypassed to the closest DGND _{I/O} pin with a 0.1µF monolithic capacitor.							
DGND _{I/O}	This is the ground return for $V_{D\ I/O}$.							
V _{SRAM}	This is the positive supply pin for the LM9830's internal SRAM sense amplifiers and crystal oscillator. It should be connected to a +5V voltage source and bypassed to DGND $_{SRAM}$ with a 0.1 μF monolithic capacitor.							
DGND _{SRAM}	This is the ground return for $V_{D \ SRAM}$.							
	Other							
NC	Do Not Connect. This pin should be left floating.							

LM9830 Register Listing
(Registers in bold boxes are reset to that value on power-up. All register addresses are in hexadecimal. All other numbers are decimal unless otherwise noted.)

Address	Function						D 2		D 0	Value	
IMAGE	BUFFER (READ ONLY)										
00	n	n	n	n	n	n	n	n	One byte of image data.		
STATUS REGISTERS (READ ONLY)											
01	Image Data Available In Buffer	n	n	n	n	n	n	n	n	was not changing while it was being read)	
	Paper Sensor #1 State If this input is edge sensitive, reading this Status Register will clear it. Paper Sensor #2 State If this input is edge sensitive, reading this							0	1	False True False	
	If this input is edge sensitive, reading this Status Register will clear it.							1		True	
	Misc I/O #1 State If this input is edge sensitive, reading this Status Register will clear it.						1			False True	
02	Misc I/O #2 State If this input is edge sensitive, reading this					0				False	
02	Status Register will clear it.					1				True	
	This bit indicates whether or not the scanner is currently paused due to a buffer full condition.				1					Normal State The scanner entered the pause/reverse cycle during the processing of this line.	
	Powerdrop This bit is used to detect if the power supply			0						False: Power has not dipped below 3V since the last time this register was read	
	has dipped below 3V since the last time this register was read. Reading this register clears this bit.			1						True: Power <i>has</i> dipped below 3V since the last time the register was read	
DATAP	ORT REGISTERS										
	DataPort Target									Gamma Lookup Table Offset/Gain Coefficient Data (external SRAM)	
03	DataPort Target Color (Note: If using 1 Channel Mode A, the color for the gamma table is selected by register 26, bits 3 and 4, not this register)						0 0 1			Red Green Blue N/A	
04	DataPort Address - MSB			R / W	а	а	а	а	а	Address of location to be read/written to. a = 0 to 1023 for gamma tables, 0 to 2729 for Offset/Gain Coefficient Data (300dpi),	
05	DataPort Address - LSB	а	а	а	а	а	а	а	а	0 to 5459 for Offset/Gain Coefficient Data (600dpi). Addresses greater than these are illegal. Bit D5 of register 4 indicates whether next operation will be a Read (D5=1) or a Write (D5=0)	
06	DataPort	n	n	n	n	n	n	n	n	Data to be read from or written to the address of the currently selected Dataport Target. The DataPort Address is automatically incremented whenever one (Gamma) or two (Offset/Gain Coefficient Data) bytes are read from or written to this register.	

Address	Function		D 6							
СОММ	AND REGISTER									
	Command Register							0	0	Idle - Stops motor (A, B, A, B = 0), completes current line of data (if scanning). Note: CCD/CIS clocks continue clocking. High Speed Forward - Moves motor forward at a
	This register is used to start and end a scan. It is also used to home the sensor in a flatbed scanner or eject the image in a									speed determined by the Fast Feed Step Size (registers 48 and 49). High Speed Reverse - Moves motor backward at a
07	sheetfed scanner.							1		speed determined by the Fast Feed Step Size (registers 48 and 49). Start Scan - Resets the LM9830's data pointers and
	Standby						0			starts an image scan. Operating
	When this bit is set the crystal oscillator continues to run but all internal clock signals are frozen. The analog circuitry is turned off to reduce power consumption.						1			Low Power Standby Mode
	Reset (Host must write a 1 then a 0 to enter					0				Normal Operation
	and exit the reset state)				Ц	1	_			Resets the LM9830
MASTI	ER CLOCK DIVIDER									
	MCLK Divider									÷1.0
	This register sets the master clock frequency for the entire scanner.									÷1.5 ÷4
80	Tot the critic documen.									÷ ((aaaaaa/2)+1)
	f _{MCLK} = f _{CRYSTAL} /MCLK_Divider			1	1	1	1	1	0	÷32.0
	$f_{ADC} = f_{MCLK}/8$			1	1	1	1	1	1	÷32.5
HORIZ	ONTAL RESOLUTION AND DATAMODE SET	ГТІ	NG	S						
										÷1
	Horizontal DPI Divider						_	_	_	÷1.5
	This register determines the horizontal									÷2
	resolution of the scan.		Н				0	_	_	÷3 ÷4
	Scan resolution = Optical resolution divided		H				1	_	_	÷6
	by the Horizontal_DPI_Divider.						1	_	_	÷8
							1	1	1	÷12
	Pixel Packing				0					1 bit/pixel (1 bit grayscale/3 bit color)
	This register determines how many bits in					1				2 bits/pixel (2 bit grayscale/6 bit color)
	each byte of data are transmitted to the host when DataMode = 0				1	0				4 bits/pixel (4 bit grayscale/12 bit color) 8 bits/pixel (8 bit grayscale/24 bit color)
	DataMode				-	-				1, 2, 4, or 8 bit image data,
	When DataMode = 0, the pixel data is fully			0						as determined by the Pixel Size setting.
09	processed, going through the Offset, Shading, Horizontal DPI Adjust, Gamma, and Pixel Packing blocks.									,
	When DataMode = 1, 10 bit data is extracted following the Horizontal DPI Adjust stage. Gamma and any other post processing must be done by the host.			1						10 bit image data - sent in 2 bytes: X X X X 9 8 7 6- 5 4 3 2 1 0 X X 12 bit image data - sent in 2 bytes:
	When DataMode = 1, Horizontal DPI Adjust = 0, and the Offset and Gain coefficients are set to 0, the 12 bit data straight from the ADC is transmitted. Offset, Shading, Gamma and any other post processing must be done by the host.									X X X X 1 1 10 9 8 - 7 6 5 4 3 2 1 0, Horizontal DPI Divider = 0.

Address	Function				D 4					
RESER	RVED									
0A	Reserved	0	0	0	0	0	0	0	0	Write 00 to this register
SENSO	OR CONFIGURATION									
	Input Signal Polarity								0	Negative (CCD Sensor) Positive (CIS Sensor)
					H	H	H	0	<u>'</u>	CDS Off
	CDS On/Off							1		CDS On
	Standard/Even Odd Sensor						0			Standard (1 pixels per Ø period)
0B							1			Even/Odd (2 pixels per Ø period)
	Sensor Resolution					0	<u> </u>	<u> </u>	<u> </u>	300 dpi (pixels < 2731)
	(used only for SRAM coefficient allocation)					1				600 dpi (2730 < pixels < 5461)
	Line Skipping Color Phase Delay Part of the "n out of m" function, consisting o registers 0B (bits 4-7) 44, 45 (bit 5), and 5A		n	n	n					n lines, n = 0-15
SENSO	OR CONTROL SETTINGS									
	Ø1 Polarity								0	Positive Negative
					H	H	H	0	<u>'</u>	Positive
	Ø2 Polarity							1		Negative
	DC Delevitor						0			Positive
	RS Polarity						1			Negative
0C	CP1 Polarity					0				Positive
	,				_	1	-	-	-	Negative Positive
	CP2 Polarity			_	0					Negative
				0	Ė	H	H	H	H	Positive
	TR1 Polarity			1						Negative
	TR2 Polarity		0							Positive
	TRZ T Glarity		1							Negative
	Ø1 Active/Off								0	Off
				_				0	Ľ	Active Off
	Ø2 Active/Off							1		Active
	DC Antimotoff						0	Ė		Off
	RS Active/Off						1			Active
	CP1 Active/Off					0				Off
0D					_	1	<u> </u>	<u> </u>	<u> </u>	Active
	CP2 Active/Off				0	┢	┢	┢	┢	Off Active
				0	Ė					Off
	TR1 Active/Off			1						Active
	TR2 Active/Off		0							Off
	TRE ACTIVE/OII	L	1							Active
	Number of TR Pulses	1				<u> </u>	<u> </u>	<u> </u>	<u> </u>	1 TR Pulse 2 TR Pulses
	TR Pulse Duration	-				n	n	n	n	n+1 pixel periods (1-16)
0E	TR-Ø1 Guardband Duration	n	n	n	n	_	Ë	Ë	Ë	n pixel periods (0-15)
0F	Optical Black Clamp Start				n	n				pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
10	Optical Black Clamp End									pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
11	Reset Pulse Start	L	Щ	_						pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
12	Reset Pulse Stop	1	H	_	_	_	_	_	_	pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
13 14	CP1 Pulse Start CP1 Pulse Stop		H	-						pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
15	CP2 Pulse Start	H	H	\vdash	_	_	_	_	_	pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
16	CP2 Pulse Stop	H	H	H						pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
17	Reference Sample Position									pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge
18	Signal Sample Position				n	n	n	n	n	pixel rate: n=0-23, line rate: n=0-7 MCLKs from Ø1 edge

Address	Function						D 2				
								0	0	Off - use standard CCD Timing	
										CIS TR1 Timing Mode 1:	
								0	1	TR1 pulse = exactly one Ø clock,	
	CIC TD4 Timing Made									starting at rising edge of Ø1	
	CIS TR1 Timing Mode									CIS TR1 Timing Mode 2:	
19								1	0	TR1 pulse = exactly one Ø clock,	
										TR1 centered around Ø1 high.	
								1	1	N/A	
	Fake Optical Black Pixels						0			Off: Normal operation	
	(for Dyna-type CIS sensors)						1			On: RS pulse held high during entire Optical Black	
	(lot Dyria-type CIS serisors)									period	
RESER	RVED										
1A	Reserved	0	0	0	0	0	0	0	0	Write 00 to this register Write 00 to this register	
1B	Reserved	0	0	0	0	0	0	0	0	Write 00 to this register	
SENSO	OR PIXEL CONFIGURATION										
1C	Optical Black Pixels Start	n	n	n	n	n	n	n	n	n pixels (0 - 255)	
1D	Optical Black Pixels End	n	n	n	n	n	n	n	n	n pixels (0 - 255)	
1E	Active Pixels Start - MSB			2	2	2	n	2	2	n pixels (10 - 16383)	
IL.	Active Fixels Start - MSB			11	11	11	"	=	11	This is where image data starts coming out of the	
1F	Active Pixels Start - LSB	n	n	n	n	n	n	h	n	sensor, and determines the pixel where offset and	
- ''	Active 1 ixels start - Lob	"	"	"	"	"	"	-	"	shading correction begins (pixel 0 in the DataPort)	
20	Line End - MSB			n	n	n	n	n	n	n pixels (0 - 16383)	
	Ellio Ella Mob							Ï		This selects the pixel count at which the current line is	
21	Line End - LSB	n	ln	n	n	n	ln	n	n	ended and the next line begins. This determines the	
			l''			Ü	ļ.,	Ľ		integration time of one line.	
PIXEL	DATA RANGE TO PROCESS										
22	Data Pixels Start - MSB			n	n	n	n	n	n	n pixels (Active Pixels Start - 16383)	
23	Data Pixels Start - LSB	n	n	n	n	n	n	'n	This selects the start of the range of nivels transmitted		
23	Data Fixels Start - LSB	"	<u> </u>	"	"	<u>''</u>	"	=	to the PC. This value must be >= Active Pixels Start		
24	Data Pixels End - MSB			n	n	n	n	n	n n pixels (Data Pixels Start - [Line End - 20])		
25	Data Pixels End - LSB	n	n	n	n	n	n	n	n	This selects the end of the range of pixels transmitted to the PC. This value must be <= [Line End - 20]	
		•	•	•	•	•	•		•		

Address	Function	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Value
COLO	R MODE SETTINGS									
							-		-	3 Channel Pixel Rate Color
	AFE Operation						-			3 Channel Line Rate Color
	3 Channel or 1 Channel									1 Channel Mode A (1 Channel Grayscale)
							1	0	1	1 Channel Mode B (1 Channel Line Rate Color)
	1 Channel Mode A Channel Color				0	0				Red
	(1 Channel Mode B always uses the	L			0	1			Γ	Green
26	Blue Channel)	L			1	0			Γ	Blue
20	,				1	1				N/A
	TR _{RED} (=TR1) position			0						1st TR pulse position (inside Ø1 high)
	(3 Channel Line Rate Mode only) TR _{GREEN} (=TR2) position (3 Channel Line Rate Mode only)			1						2nd TR pulse position (inside Ø1 low)
			0							1st TR pulse position (inside Ø1 high)
			1							2nd TR pulse position (inside Ø1 low)
	TR _{BLUE} (=CP2) position	0								1st TR pulse position (inside Ø1 high)
	(3 Channel Line Rate Mode only)	1								2nd TR pulse position (inside Ø1 low)
	Integration Time Adjust	L							0	REDI
	(TR _{RED} drop rate)	L						0	1	Drop 1 TR _{RED} pulse (double integration time)
	(3 Channel Line Rate Mode only)	L								Drop 2 TR _{RED} pulses (triple integration time)
	(8 Gridinici Eliic Rate Mode Grily)							1	1	N/A
	Integration Time Adjust	L				0	0			Do not drop any TR _{GREEN} pulses
27	(TR _{GREEN} drop rate)	L				0	1			Drop 1 TR _{GREEN} pulse (double integration time)
21	(3 Channel Line Rate Mode only)	L				1	0			Drop 2 TR _{GREEN} pulses (triple integration time)
	(3 Charmer Line Nate Wode Only)					1	1			N/A
	Integration Time Adjust	L		0						Do not drop any TR _{BLUE} pulses
	Integration Time Adjust (TR _{BLUE} drop rate) (3 Channel Line Rate Mode only)	L		0	1					Drop 1 TR _{BLUE} pulse (double integration time)
		L		1	0					Drop 2 TR _{BLUE} pulses (triple integration time)
	(5 Charmer Line Nate Wode Only)			1	1					N/A
RESER	RVED									
28	Reserved	0	0	0	0	0	0	0	0	Write 00 to this register

Address	Function						D 2			
ILLUM	INATION SETTINGS									_
								0	0	$LAMP_R = LAMP_G = LAMP_B = 0V$ (Power-On/Reset Default)
	Illumination Mode									Illumination Mode 1 - LAMP _R and LAMP _B turn on
	Controls the function of the 3 LAMP outputs,									every line, with their on and off points controlled by the Pixel Counter settings. LAMP _G Output is
	LAMP _R , LAMP _G , and LAMP _B									continuous PWM pulse stream. (Figure 28)
	Mode 0 is the Off/Reset state.							0	1	LAMP _R and/or LAMP _B may be set to stay on or off at
										all times by setting the LAMP Off or LAMP On settings
29	Mode 1 is typically used for CCFL lamps.									(registers 2C-37) greater than the Line End value
	Made 2 is for color accoming with tri color								-	(registers 20 and 21).
	Mode 2 is for color scanning with tri-color LEDs.									Illumination Mode 2 - LAMP _R , LAMP _G , LAMP _B turn on sequentially at the line rate, with their on and off
	2250.							1	0	points controlled by Pixel Counter settings. (Figure
	Mode 3 is for grayscale scanning with tri-									29)
	color LEDs.									Illumination Mode 3 - LAMP _R , LAMP _G , LAMP _B turn
								1	1	on every line, with their on and off points controlled by
	LAMP _G PWM - MSB									the Pixel Counter settings. (Figures 30 and 31) LAMP _G output is a PWM pulse stream. Duty cycle is
2A	(Illumination Mode 1)					n	n	n	n	n/4095. Clock for counter is CRYSTAL IN, giving max
2B	LAMP _G PWM - LSB (Illumination Mode 1)	n	n							output frequency of 12.2kHz for f _{CRYSTAL IN} = 50MHz.
2C	LAMP _R On - MSB			n	n	n	n	n	n	n pixels (1 - 16384)
2D	LAMP _R On - LSB	n	n	n	n	n	n	n	n	This selects the pixel count at which the LAMP _R
2E	LAMP _R Off - MSB		H	n	n	n	n	n	n	output goes high (if programmed) n pixels (1 - 16384)
		_								This selects the pixel count at which the LAMP _R
2F	LAMP _R Off - LSB	n	n	n	n	n	n	n	n	output goes low (if programmed)
30	LAMP _G On - MSB			n	n	n	n	n	n	n pixels (1 - 16384)
31	LAMP _G On - LSB	n	n				n			This selects the pixel count at which the LAMP _G output goes high (if programmed)
32	LAMP _G Off - MSB			n	n	n	n	n	n	n pixels (1 - 16384)
33	LAMP _G Off - LSB	n	n	n	n	n	n	n	n	This selects the pixel count at which the LAMP _G output goes low (if programmed)
34	LAMP _B On - MSB			n	n	n	n	n	n	n pixels (1 - 16384)
		_	_							This selects the pixel count at which the LAMP _B
35	LAMP _B On - LSB	n	n				n			output goes high (if programmed)
36	LAMP _B Off - MSB			n	n	n	n	n	n	n pixels (1 - 16384)
37	LAMP _B Off - LSB	n	n	n	n	n	n	n	n	This selects the pixel count at which the LAMP _B output goes low (if programmed)
STATIO	OFFSET AND GAIN SETTINGS FOR ANAL	.00	G F	R	ON	T	ΞNI)		
38	Static Offset (Red)			_	_	_	n	_	_	· · · · · · · · · · · · · · · · · · ·
				_	_	_	_	_	_	Offset = -n*9.3mV, n = 0 to 31
39	Static Offset (Green)	_								Offset = +n*9.3mV, n = 0 to 31 Offset = -n*9.3mV, n = 0 to 31
0.4	Charles Offers (Dive)			0	_	_	n	_	n	
3A	Static Offset (Blue)			1	n		n	_	n	
3B	Static Gain (Red)				n	_	_	_	n	
			<u> </u>	1	_	_	n	_	_	
3C	Static Gain (Green)	-	┝	1	_	_	n n	_	n	
0.5	auticosis (BL-s)		H	_	_	_	n	_	n	, , , , , , , , , , , , , , , , , , , ,
3D	Static Gain (Blue)					_	n	_	n	

ddress	Function						D [Value
DIGITA	AL PIXEL RATE OFFSET AND GAIN SETTIN	_								
	Multiplier Gain Range	_	·				10		<u>α Ι</u> .	1.5:1 (33%)
	Smaller gain ranges provide finer control.			_		-	_	_	_	2.0:1 (50%)
	Larger gain ranges correct for larger shading						_	_	_	3.0:1 (66%)
	errors.						_	_	_	Bypass Multiplier
3E	Offset/Gain data format						0	Ť	(6 bits offset/10 bits gain
3E	Olisev Gain data lorinat						1		8	8 bits offset/8 bits gain
	Multiplier Coefficient Source					0			_	Configuration Register 3F (Fixed)
	maniphor decinicion deares	L				1		1	_	External SRAM
	Offset Coefficient Source	_			0			+		Configuration Register 40 and 41 (Fixed)
		⊨			1		-	+		External SRAM Fixed Offset to use for calibration - 2MSBs are
3F	Fixed Offset Coefficient	n	n	n	n	n	n r		n I	assumed to be 0 if using 6 bit offset format
40	Fixed Multiplier Coefficient - MSB	-				-	r	+		Fixed Gain to use for calibration - 2LSBs are assume
41	Fixed Multiplier Coefficient - LSB	n	n	n	n	n	_	-	_	to be 0 if using 8 bit gain format
	•	<u> </u>		•		•••				to be a macing a bit gain format
PARA	LLEL PORT SETTINGS									
	Communication Mode									
	(for reading data from any of the LM9830's							1	0 8	8 bit Bidirectional/EPP
	registers)	_						4	4	
	Note: This register must be set								,	A L A NULLI
42	appropriately before data can be read from the LM9830!								1 4	4 bit Nibble
	Parallel Port Output Driver Current	_				-	0 0	+	+	In 5mΔ In6mΔ
								I _{OL} = 7mA, I _{OH} = -9mA		
	and fall times into the load capacitance:					_	1 (-	Ti	I _{OL} = 9mA, I _{OH} = -12mA
	rise/fall time approximately equals 5V*C/i)					_	1 1			I _{OL} = 15mA, I _{OH} = -21mA
EXTE	RNAL SRAM SETTINGS					-				<u> </u>
	T	Π	<u> </u>				10	1	0 6	64 kbytes (not recommended for 600dpi scanners)
						-				128 kbytes
			l			_				
	External SRAM Size	<u> </u>					1	1		256 kbytes
	External SRAM Size	_					_	_	0 2	•
	External SRAM Size SRAM Interface Output Driver Current					0	1	_	0 2 1 I	256 kbytes
	SRAM Interface Output Driver Current (I _{OL} and I _{OH} can be used to calculate rise					0	0	_	0 2 1 I	256 kbytes N/A I _{OL} = 3.5mA, I _{OH} = -4mA I _{OL} = 6mA, I _{OH} = -7.5mA
	SRAM Interface Output Driver Current (I _{OL} and I _{OH} can be used to calculate rise and fall times into the load capacitance:					0	0 1 0	_	0 2 1 I I	256 kbytes N/A I _{OL} = 3.5mA, I _{OH} = -4mA I _{OL} = 6mA, I _{OH} = -7.5mA I _{OL} = 12mA, I _{OH} = -17mA
	SRAM Interface Output Driver Current (I _{OL} and I _{OH} can be used to calculate rise and fall times into the load capacitance: rise/fall time approximately equals 5V*C/i)					0	0 1 0	_	0 2 1 I I	256 kbytes N/A I _{OL} = 3.5mA, I _{OH} = -4mA I _{OL} = 6mA, I _{OH} = -7.5mA
42	SRAM Interface Output Driver Current (I _{OL} and I _{OH} can be used to calculate rise and fall times into the load capacitance: rise/fall time approximately equals 5V*C/i) SRAM Bandwidth (8 Bit Data Mode)					0	0 1 0	_	0 2 1 I	256 kbytes N/A I _{OL} = 3.5mA, I _{OH} = -4mA I _{OL} = 6mA, I _{OH} = -7.5mA I _{OL} = 12mA, I _{OH} = -17mA I _{OL} = 21mA, I _{OH} = -32mA
43	SRAM Interface Output Driver Current (I _{OL} and I _{OH} can be used to calculate rise and fall times into the load capacitance: rise/fall time approximately equals 5V*C/i) SRAM Bandwidth (8 Bit Data Mode) 8 slot mode should always be used to				0	0	0 1 0	_	0 2 1 I	256 kbytes N/A I _{OL} = 3.5mA, I _{OH} = -4mA I _{OL} = 6mA, I _{OH} = -7.5mA I _{OL} = 12mA, I _{OH} = -17mA
43	SRAM Interface Output Driver Current (I _{OL} and I _{OH} can be used to calculate rise and fall times into the load capacitance: rise/fall time approximately equals 5V*C/i) SRAM Bandwidth (8 Bit Data Mode) 8 slot mode should always be used to maximize performance. If the external				0	0	0 1 0	_	0 2	256 kbytes N/A I _{OL} = 3.5mA, I _{OH} = -4mA I _{OL} = 6mA, I _{OH} = -7.5mA I _{OL} = 12mA, I _{OH} = -17mA I _{OL} = 21mA, I _{OH} = -32mA 4 SRAM accesses/ADC clock
43	SRAM Interface Output Driver Current (I _{OL} and I _{OH} can be used to calculate rise and fall times into the load capacitance: rise/fall time approximately equals 5V*C/i) SRAM Bandwidth (8 Bit Data Mode) 8 slot mode should always be used to maximize performance. If the external SRAM is to slow to meet the tro Setup				0	0	0 1 0	_	0 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	256 kbytes N/A I _{OL} = 3.5mA, I _{OH} = -4mA I _{OL} = 6mA, I _{OH} = -7.5mA I _{OL} = 12mA, I _{OH} = -17mA I _{OL} = 21mA, I _{OH} = -32mA 4 SRAM accesses/ADC clock 8 SRAM accesses/ADC clock
43	SRAM Interface Output Driver Current (I _{OL} and I _{OH} can be used to calculate rise and fall times into the load capacitance: rise/fall time approximately equals 5V*C/i) SRAM Bandwidth (8 Bit Data Mode) 8 slot mode should always be used to maximize performance. If the external					0	0 1 0	_	0 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	256 kbytes N/A I _{OL} = 3.5mA, I _{OH} = -4mA I _{OL} = 6mA, I _{OH} = -7.5mA I _{OL} = 12mA, I _{OH} = -17mA I _{OL} = 21mA, I _{OH} = -32mA 4 SRAM accesses/ADC clock
43	SRAM Interface Output Driver Current (I _{OL} and I _{OH} can be used to calculate rise and fall times into the load capacitance: rise/fall time approximately equals 5V*C/i) SRAM Bandwidth (8 Bit Data Mode) 8 slot mode should always be used to maximize performance. If the external SRAM is to slow to meet the tro Setup requirement, the slower 4 SRAM					0	0 1 0	_	0 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	256 kbytes N/A I _{OL} = 3.5mA, I _{OH} = -4mA I _{OL} = 6mA, I _{OH} = -7.5mA I _{OL} = 12mA, I _{OH} = -17mA I _{OL} = 21mA, I _{OH} = -32mA 4 SRAM accesses/ADC clock 8 SRAM accesses/ADC clock
43	SRAM Interface Output Driver Current (I _{OL} and I _{OH} can be used to calculate rise and fall times into the load capacitance: rise/fall time approximately equals 5V*C/i) SRAM Bandwidth (8 Bit Data Mode) 8 slot mode should always be used to maximize performance. If the external SRAM is to slow to meet the tRD SETUP requirement, the slower 4 SRAM accesses/ADC clock mode may be used. Scanning Duplex (10/12 bit Data Mode) Full Duplex mode should always be used to			0		0	0 1 0	_	0 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	256 kbytes N/A I _{OL} = 3.5mA, I _{OH} = -4mA I _{OL} = 6mA, I _{OH} = -7.5mA I _{OL} = 12mA, I _{OH} = -17mA I _{OL} = 21mA, I _{OH} = -32mA 4 SRAM accesses/ADC clock 8 SRAM accesses/ADC clock (f _{MCLK} must be 25MHz or lower)
43	SRAM Interface Output Driver Current (I _{OL} and I _{OH} can be used to calculate rise and fall times into the load capacitance: rise/fall time approximately equals 5V*C/i) SRAM Bandwidth (8 Bit Data Mode) 8 slot mode should always be used to maximize performance. If the external SRAM is to slow to meet the trope requirement, the slower 4 SRAM accesses/ADC clock mode may be used. Scanning Duplex (10/12 bit Data Mode) Full Duplex mode should always be used to maximize scan speed. If the external SRAM			0		0	0 1 0	_	0 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	256 kbytes N/A I _{OL} = 3.5mA, I _{OH} = -4mA I _{OL} = 6mA, I _{OH} = -7.5mA I _{OL} = 12mA, I _{OH} = -17mA I _{OL} = 21mA, I _{OH} = -32mA 4 SRAM accesses/ADC clock 8 SRAM accesses/ADC clock (f _{MCLK} must be 25MHz or lower) Full Duplex- Can transmit data while scanning (f _{MCLK} must be 25MHz or lower)
43	SRAM Interface Output Driver Current (I _{OL} and I _{OH} can be used to calculate rise and fall times into the load capacitance: rise/fall time approximately equals 5V*C/i) SRAM Bandwidth (8 Bit Data Mode) 8 slot mode should always be used to maximize performance. If the external SRAM is to slow to meet the tRD SETUP requirement, the slower 4 SRAM accesses/ADC clock mode may be used. Scanning Duplex (10/12 bit Data Mode) Full Duplex mode should always be used to			0		0	0 1 0	_	0 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	256 kbytes N/A I _{OL} = 3.5mA, I _{OH} = -4mA I _{OL} = 6mA, I _{OH} = -7.5mA I _{OL} = 12mA, I _{OH} = -17mA I _{OL} = 21mA, I _{OH} = -32mA 4 SRAM accesses/ADC clock 8 SRAM accesses/ADC clock (f _{MCLK} must be 25MHz or lower) Full Duplex- Can transmit data while scanning

Address	Function	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Value
STEPP	PER MOTOR CONTROL SETTINGS 1									
44	n (Line Skipping) Part of the "n out of m" function, consisting of registers 0B (bits 4-7) 44, 45 (bit 5), and 5A.	t	t	t	t	t	t	t	t	n lines saved in SRAM for every m lines (register 5A) scanned, function bypassed if register value = 0. n (lines saved per m lines scanned) = $256 - t$ t = $256 - n$ If t = 0 then function is bypassed
	Full/Microstepping								0	Full Step Mode MicroStepping Mode
	Current Sensing Phases = 0 for fullstepping = 1 for microstepping							0		1 Phase - No microstepping, just kickstart/stop functions 2 Phases - necessary for microstepping
	Stepper Motor Phase A Polarity						0			Positive (A/B/A/B Output high = winding energized) Negative (A/B/A/B output low = winding energized)
45	Stepper Motor Phase B Polarity					0				Positive (A/B/A/B Output high = winding energized) Negative (A/B/A/B output low = winding energized)
	A, B, A, and B stepper motor status				0					A, B, \overline{A} , and \overline{B} output pins in Tri-State A, B, \overline{A} , and \overline{B} output pins active
	Line Skipping Phase Part of the "n out of m" function, consisting of registers 0B (bits 4-7) 44, 45 (bit 5), and 5A.			0						Red sensor data arrives before Green sensor Blue sensor data arrives before Green sensor
46	Scanning Step Size - MSB			n						The step size of one microstep while scanning, in
47	Scanning Step Size - LSB	n	n						units of pixel periods (minimum 2).	
48	Fast Feed Step Size - MSB			n						The step size of one microstep while fast feeding, in
49	Fast Feed Step Size - LSB	n	n							units of pixel periods (minimum 2).
4A	Fullsteps to Skip at Start of Scan - MSB			n						When scan starts, paper is fed forward n full steps (0 -
4B 4C	Fullsteps to Skip at Start of Scan - LSB Fullsteps to Scan after Paper Sensor #2 trips -MSB	n	n							16383) at highest speed. For "zooming" in flatbeds Adds a delay of n (0-16383) full steps between when
4D	Fullsteps to Scan after Paper Sensor #2 trips -LSB	n	n	n	n	n	n	n	n	Paper Sensor #2 trips and when the scanning bit is reset, terminating the scan/motor movement.
4E	Pause scanning, stop/reverse motor		n			n		n	n	Pause scan when buffer is n kbytes full
4F	Resume scanning, start motor	n	n	n	n					Resume scan when buffer is n kbytes full
50	Full steps to reverse when buffer is full			n	n	n	n			n (0-63) full steps (0 = do not reverse)
E4	Acceleration Profile (stopped)	<u> </u>	_	<u> </u>	_	Ļ	Ļ	n	n	n (0-3) full step time units pause while stopped
51	Acceleration Profile (25%) Acceleration Profile (50%)	-	_	n	n	n	L)	-	┝	n (0-3) full steps at 25% speed n (0-3) full steps at 50% speed
52	Default Phase Difference - MSB	r	r			r	n	r	r	
53	Default Phase Difference - LSB	n							n	1
- 00	Lines to Process After Pause Scan Signal							n	Ħ	n (0-7) lines. This only applies if the motor doesn't reverse (reverse steps = 0).
54	Lines to Discard after Resume Scan Signal				n	n				n (0-7) lines. This only applies if the motor doesn't reverse (reverse steps = 0). Should be set to same value as bits 0-2.
55	Kickstart Steps (fullstepping mode) n n n Motor gets maximu					Motor gets maximum current for first n (0-7) full steps				
50	Hold Current Timeout n n n n n Full step time units (1-31), 0 = no hold current									
56	Stepper Motor PWM Frequency	n	n				n			=CRYSTAL IN/(4*n) (0 < n < 256) =CRYSTAL IN/(4*256) (n = 0)
57	Stepper Motor PWM Set Duty Cycle			n	n	n	n	n	n	= n/64 (default = 0)

ddress	Function	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Value
PAPER	R SENSOR SETTINGS									
	Paper Sensor #1 Polarity								0	A low input on Paper Sensor #1 is True
	r aper concer # 1 clarity								1	A high input on Paper Sensor #1 is True
										Level sensitive: Paper Sensor #1 State bit (in Status
								0		Register) is set to a 1 if Paper Sensor #1 is currently
	Paper Sensor #1: Level/Edge sensitive	_								True.
	"									Edge sensitive: Paper Sensor #1 State bit (in Status
								1		Register) is set to a 1 if Paper Sensor #1 has been
		_								True since the last time the Status Register was rea
							0			Transitions on Paper Sensor #1 will not clear the
	Paper Sensor #1: Stop Scan	-	<u> </u>							scanning bit.
							1			A False - to - True transition on Paper Sensor #1 wil
										clear the Command Register and stop the scan.
58	Paper Sensor #2 Polarity	-	<u> </u>			0				A low input on Paper Sensor #2 is True
		-	-			1				A high input on Paper Sensor #2 is True
					0					Level sensitive: Paper Sensor #2 State bit (in Status
					U					Register) is set to a 1 if Paper Sensor #2 is currently True.
	Paper Sensor #2: Level/Edge sensitive	\vdash	\vdash		H	-				Edge sensitive: Paper Sensor #2 State bit (in Status
					1					Register) is set to a 1 if Paper Sensor #2 has been
					'					True since the last time the Status Register was rea
		+								Transitions on Paper Sensor #2 will not clear the
				0						scanning bit.
								_	_	A False - to - True transition on Paper Sensor #2 wil
	Paper Sensor #2: Stop Scan C I/O PIN SETTINGS									clear the Command Register and stop the scan (after
				1						the number of lines specified in the Fullsteps to Sca
										after Paper Sensor #2 trips register).
MISC	SC I/O PIN SETTINGS									
	ISC I/O PIN SETTINGS								0	The Misc I/O #1 pin is configured as an input.
	Misc I/O #1: Input or Output									
	Misc I/O #1: Polarity							0		A low input on Misc I/O #1 is True
	(if configured as an input)							1		A high input on Misc I/O #1 is True
										Level sensitive: Misc I/O #1 State bit (in Status
	. ,						\cap			Level sensitive: Misc I/O #1 State bit (in Status
	Miss I/O #1 · Lovel/Edge sensitive						0			Register) is set to a 1 if Misc I/O #1 is currently True
	Misc I/O #1: Level/Edge sensitive						0			Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status
	Misc I/O #1: Level/Edge sensitive (if configured as an input)						1			Register) is set to a 1 if Misc I/O #1 is currently True
	_									Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read.
	(if configured as an input)					0				Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low
	(if configured as an input) Misc I/O #1: Output State					0				Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (0V).
	(if configured as an input)									Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (0V). The output of the Misc I/O #1 pin will be a logic high
59	(if configured as an input) Misc I/O #1: Output State					0				Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (0V). The output of the Misc I/O #1 pin will be a logic high (5V).
59	(if configured as an input) Misc I/O #1: Output State				0					Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (oV). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input.
59	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output				0					Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (0V). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output.
59	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output Misc I/O #2: Polarity			0						Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (0V). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True
59	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output			0 1						Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (0V). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True A high input on Misc I/O #2 is True
59	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output Misc I/O #2: Polarity		0							Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (0V). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True A high input on Misc I/O #2 State bit (in Status
59	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output Misc I/O #2: Polarity		0							Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (0V). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True A high input on Misc I/O #2 is True Level sensitive: Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 is currently True
59	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output Misc I/O #2: Polarity (if configured as an input)									Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (0V). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True A high input on Misc I/O #2 is True Level sensitive: Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 is currently True Edge sensitive: Misc I/O #2 State bit (in Status
59	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output Misc I/O #2: Polarity (if configured as an input) Misc I/O #2: Level/Edge sensitive		0							Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (oV). The output of the Misc I/O #1 pin will be a logic low (oV). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True A high input on Misc I/O #2 state bit (in Status Register) is set to a 1 if Misc I/O #2 state bit (in Status Register) is set to a 1 if Misc I/O #2 has been True
59	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output Misc I/O #2: Polarity (if configured as an input) Misc I/O #2: Level/Edge sensitive									Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (oV). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True A high input on Misc I/O #2 is True Level sensitive: Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 has been True since the last time the Status Register was read.
59	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output Misc I/O #2: Polarity (if configured as an input) Misc I/O #2: Level/Edge sensitive (if configured as an input)	0								Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (oV). The output of the Misc I/O #1 pin will be a logic high (5V). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True A high input on Misc I/O #2 is True Level sensitive: Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 has been True since the last time the Status Register was read. The output of the Misc I/O #2 pin will be a logic low
59	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output Misc I/O #2: Polarity (if configured as an input) Misc I/O #2: Level/Edge sensitive (if configured as an input) Misc I/O #2: Output State									Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (0V). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True A high input on Misc I/O #2 is True Level sensitive: Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 has been True since the last time the Status Register was read. The output of the Misc I/O #2 pin will be a logic low (0V).
59	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output Misc I/O #2: Polarity (if configured as an input) Misc I/O #2: Level/Edge sensitive (if configured as an input)	0								Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (0V). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True A high input on Misc I/O #2 is True Level sensitive: Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 has been True since the last time the Status Register was read. The output of the Misc I/O #2 pin will be a logic low (0V).
	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output Misc I/O #2: Polarity (if configured as an input) Misc I/O #2: Level/Edge sensitive (if configured as an input) Misc I/O #2: Output State									Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (0V). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True A high input on Misc I/O #2 is True Level sensitive: Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 has been True since the last time the Status Register was read. The output of the Misc I/O #2 pin will be a logic low (0V). The output of the Misc I/O #2 pin will be a logic low (0V).
	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output Misc I/O #2: Polarity (if configured as an input) Misc I/O #2: Level/Edge sensitive (if configured as an input) Misc I/O #2: Output State (if configured as an output)									Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (oV). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True A high input on Misc I/O #2 is True Level sensitive: Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 is currently True Edge sensitive: Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 has been True since the last time the Status Register was read. The output of the Misc I/O #2 pin will be a logic low (oV). The output of the Misc I/O #2 pin will be a logic high (5V).
	(if configured as an input) Misc I/O #1: Output State (if configured as an output) Misc I/O #2: Input or Output Misc I/O #2: Polarity (if configured as an input) Misc I/O #2: Level/Edge sensitive (if configured as an input) Misc I/O #2: Output State (if configured as an output)	1	1	1	1	1	1			Register) is set to a 1 if Misc I/O #1 is currently True Edge sensitive: Misc I/O #1 State bit (in Status Register) is set to a 1 if Misc I/O #1 has been True since the last time the Status Register was read. The output of the Misc I/O #1 pin will be a logic low (oV). The output of the Misc I/O #1 pin will be a logic high (5V). The Misc I/O #2 pin is configured as an input. The Misc I/O #2 pin is configured as an output. A low input on Misc I/O #2 is True A high input on Misc I/O #2 is True Level sensitive: Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 is currently True Edge sensitive: Misc I/O #2 State bit (in Status Register) is set to a 1 if Misc I/O #2 has been True since the last time the Status Register was read. The output of the Misc I/O #2 pin will be a logic low (oV). The output of the Misc I/O #2 pin will be a logic high (5V).

Address	Function	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Value
TEST N	MODE SETTINGS									
5B	Reserved	0	0	0	0	0	0	0	0	Write 00 to this register
5C	ADC Output Code - MSB					n	n	n	n	Used to force the input to the Offset Subtractor
5D	ADC Output Code - LSB	n	n	n	n	n	n	n	n	to a known value for digital tests
	Reserved	0	0	0	0	0	0	0	\cap	Write 00 to this register for normal operation, modify bits 5 and 7 as shown below for test modes
5E	Offset Subtractor Input Select			0						The ADC is input to Offset Subtractor
⊃E	Onset Subtractor input Select			1						Registers 5C and 5D are input to Offset Subtractor
	CDS Signal	0								Normal Operation
	CD3 Signal	1								CDS signal is output on TEST pin
5F-6F	Reserved	0	0	0	0	0	0	0	0	Write 00 to these registers
70	Parallel Port Noise Filter	0	1	1	1	0	0	0	0	Write 70 to this register
71-7F	Reserved	0	0	0	0	0	0	0	0	Write 00 to these registers

Applications Information

1.0 THEORY OF OPERATION

1.1 Overview

A scanner is composed of many different but tightly interconnected blocks (the analog front end and ADC, sensor clock generation, stepper motor control, data buffering, parallel port I/O, and others).

1.2 Signal Processing Overview

1.3 Scanner Support Functions Overview

2.0 Signal Processing Operation

2.1 ADC

The ADC is a 6MHz 12 bit pipelined architecture.

2.2 Pixel Rate Offset Correction Block

Two bytes are used to store the pixel rate offset and gain coefficients for each pixel. For CCDs, the split is usually 6 bits for offset and 10 bits for gain. For some CIS sensors with unusually large offsets, the offset correction range may be increased by changing the split to 8 bits for offset and 8 bits for gain. This split is determined by a bit in the configuration register.

A digital subtractor subtracts the 6 (or 8) bit offset word (corresponding to that pixel's offset error) from each pixel. The LSB of the offset word is the same size as the 10 bit LSB of the ADC (the two smallest 12 bit ADC output bits, D1 and D0, are not used with the offset subtractor). The coefficients are stored in the external RAM and accessed at the pixel rate.

The subtractor saturates at 0, i.e. if the coefficient to be subtracted is greater than the ADC output code, the result is an output of 0.

2.3 Pixel Rate Gain Correction Block

This is a digital multiplier that multiplies the output word from the

subtractor by a 10 (or 8) bit digital correction coefficient corresponding to that pixel's gain error. The coefficients are stored in the external RAM and accessed at the pixel rate. When in 8 bit mode, the 8 bits correspond to the top 8 MSBs of the 10 bit digital correction coefficient word. The 10 bit LSBs of the input word are padded with 0s in 8 bit mode.

The multiplier saturates at 1023, i.e. if the result of the multiplication is greater than 1023, the multiplier output is 1023.

2.4 Pixel Processing Block

2.4.1 Pixel Processing In 8/24 Bit Mode

In the 8 and 10 bit output modes (for 24 and 30 bit color scans), this stage is where the optical resolution of the sensor is digitally reduced

To maximize scanning speed and image quality at the popular resolutions of 400, 300, 200, 150, 100, 75, and 50 dpi, the resolution can be reduced inside the scanner, prior to the gamma correction stage. (Resolution in the vertical direction is controlled by the stepper motor speed.) This is done by averaging adjacent pixels. For example, to get 100 dpi from a 300dpi optical sensor, you would average 3 300dpi pixels:

$$pixel_{100dpi} = \frac{p_{n-2} + p_{n-1} + p_n}{3}$$

The number of pixels out of the Pixel Processing block is equal to the integer portion of the number of pixels in to the Pixel Processing block divided by the "Divide By" setting, from the table shown in Figure 11.

$$\mathsf{Pixels}_{\mathsf{OUT}} = \mathsf{INT} \left(\frac{\mathsf{Pixels}_{\mathsf{IN}}}{\mathsf{Divide By}} \right)$$

If there are not enough pixels at the end of a line to form a complete pixel, the last pixel will be eliminated. For example, if a line is 35 pixels wide and the Horizontal DPI setting is set to divide by 6, then the output of the Pixel Processing block will be 5 pixels (the integer portion of 35/6). The last 5 pixels will be discarded, since 6 pixels would be required to form a new pixel in this mode.

Boost PGA
$$0.93V/V$$
 to $3V/V$ $3V/V$ $3V/V$ 12 Bit ADC V_{OS1} V_{OS2} V_{DAC} V_{DAC} V_{OS3} 12 Bit ADC

$$\begin{split} D_{OUT} = & (((V_{IN} + V_{OS1})G_B + V_{DAC} + V_{OS2})G_{PGA} + V_{OS1})C \\ & \text{simplified, with all offsets} = 0, \text{ this is:} \\ & D_{OUT} = (V_{IN}G_B + V_{DAC})G_{PGA}C \end{split}$$

C is a constant that combines the gain error through the AFE, reference voltage variance, and analog voltage to digital code conversion into one constant. Ideally, C = 2048 codes/V (4096codes/2V). Manufacturing tolerances widen the range of C. See Electrical Specifications

Figure 10: Analog Front End (AFE) Model

This equation also applies to the divide by 1.5 function.

Divide By	DPI (600 DPI sensor)	DPI (300 DPI sensor)
1	600	300
1.5	400	200
2	300	150
3	200	100
4	150	75
6	100	50
8	75	37.5
12	50	25

Figure 11: Decreasing Horizontal Resolution

The output of this stage is sent through the gamma and pixel packing stages, resulting in output data formatted as shown in Figure 15.

2.4.2 Pixel Processing 10/30 Bit Mode

Scanning in 10 bit mode (30 bit color) supports the Horizontal DPI Divider function as well as the pixel rate shading and offset functions. The output data is formatted as shown in Figure 12 (X=mask out in software).

7	6	5	4	3	2	1	0	Order
X	Х	Х	Χ	9	8	7	6	First Byte
5	4	3	2	1	0	Х	Х	Second Byte

Figure 12: 10 Bit Mode Pixel Data Format

The software on the host PC must perform any gamma correction desired.

There are two variations on the 10 and 12 bit output modes: Full Duplex and Half Duplex, determined by bit 5 of Configuration Register 43. In the Full Duplex mode, there are 6 SRAM operations per pixel: offset data read, gain data read, pixel MSB write, pixel LSB write, pixel MSB read, pixel LSB read). Since there are 8 MCLKs per pixel, the writes take 2 MCLK periods and the reads take 1 MCLK period. This mode is preferred because it permits faster scanning, but it requires fast SRAM access.

The Half Duplex mode accommodates slower SRAM. In Half Duplex mode, the data in the SRAM can not be read by the host PC until the buffer is full. Therefore there are two phases to scanning data in the Half Duplex mode. The first is writing pixel data to SRAM using 4 operations/pixel (offset data read, gain data read, pixel MSB write, pixel LSB write). In this mode the read and write cycles will all be 2 MCLKs long. The second phase is reading the contents of the SRAM and sending them to the host PC. This read operation uses 2 MCLK read cycles/byte.

2.4.3 Pixel Processing: 12/36 Bit Mode

Scanning in 12 bit mode (36 bit color) can only be done at the optical resolution of the sensor, and the shading and offset functions can not be used. The Horizontal DPI Divider function must be set to 1 (register 09, bits 0-2 = 0) to get 12 bit data. The shading and offset functions must also be disabled (registers 3E, 3F, 40, and 41 all set to 0). The 10 bit pixel output from the multiplier is combined with the 2 12 bit LSBs from the ADC to recreate the 12 bit pixel. The output data is formatted as shown in Figure 13

(X=mask out in software).

7	6	5	4	3	2	1	0	Order
Χ	Х	Х	Х	11	10	9	8	First Byte
7	6	5	4	3	2	1	0	Second Byte


Figure 13: 12 Bit Mode Pixel Data Format

The software on the host PC must perform all offset and shading correction, horizontal resolution adjustment, and gamma correction.

The 12 bit mode uses the same Full or Half Duplex options described in 2.4.2 Pixel Processing 10/30 Bit Mode

2.5 Gamma Correction Tables

There are 3 gamma lookup tables for R, G, and B. The input to the table is the 10 bit pixel data coming from the previous stage (2.4 Pixel Processing Block). The output is the 8 bit gamma corrected pixel data. The tables are therefore 1K bytes x 8 bits in size. Each gamma table (red, green, and blue) can be loaded with



any arbitrary user-defined transfer curve.

The gamma tables are loaded through the dataport (see 5.1 The DataPort: Reading and Writing to Gamma, Offset, and Gain Memory). In most LM9830 modes, the DataPort selects which color (Red, Green or Blue) gamma table will be read from or written to. In 1 Channel Mode A, the only gamma table that can be accessed is the gamma table for the 1 Channel Mode A color selected by bits 3 and 4 of register 26.

2.6 Pixel Packing/Thresholding Block

Some scans require only one bit per pixel ("line art" mode), others may need only 2 or 4 bits/pixel. To increase scanning speed for lower pixel depths, the LM9830 packs the desired MSBs of multiple pixels together, increasing the transmission speed to the host by a factor of 2, 4, or 8. Figure 15 shows how the pixels are

Pixel Depth	7	6	5	4	3	2	1	0
8	b7 p ₀	b6 p ₀	b5 p ₀	b4 p ₀	b3 p ₀	b2 p ₀	b1 p ₀	b0 p ₀
4	b7 p ₀	b6 p ₀	b5 p ₀	b4 p ₀	b7 p ₁	b6 p ₁	b5 p ₁	b4 p ₁
2	b7 p ₀	b6 p ₀	b7 p ₁	b6 p ₁	b7 p ₂	b6 p ₂	b7 p ₃	b6 p ₃
1	b7 p ₀	b7 p1	b7 p ₂	b7 p ₃	b7 p ₄	b7 p ₅	b7 p ₆	b7 p ₇

Figure 15: Packing Multiple Pixels Into One Byte

packed together for 8, 4, 2, and 1 bit pixel depths. In Figure 15, "b" indicates the bit position (b7 = the most significant and b0 =

the least significant bit) of the original 8 bit pixel data, and p_n indicates the original pixel sequence, i.e p_0 , p_1 , p_2 , p_3 ...

If there are not enough unpacked pixels at the end of a line to complete the packed byte for transmission, that final byte is not sent

The gamma table in **2.5 Gamma Correction Tables** allows the user to set the threshold of each transition for various line art or reduced pixel depth modes.

2.7 Line Buffer

The line buffer uses the external SRAM to store the pixel data at the fixed rate and send it back to the PC at an asynchronous, unpredictable, and non-constant rate.

This buffer is tightly coupled to the stepper motor (3.0 Stepper Motor Controller), and is responsible for stopping the motor before the buffer overflows and starting the motor again as the buffer nears empty.

If the scanner is generating pixel data faster than the PC can acquire it, the line buffer will start to fill up. As the buffer nears 100% full, the scan must be paused before it starts acquiring a line it cannot store because of lack of RAM. This Pause Threshold limit (register 4E) is programmable in 1 kbyte increments between 0 and 255 kbytes but should be no higher than 100% of the buffer RAM size minus 1 line of data (for single output CCDs and CIS) or 3 lines of data (for triple output CCDs and CIS). When this point is reached the buffer sends a command to the stepper motor controller to stop scanning. The remainder of the line being processed will continue being processed and be sent to the buffer. If the Lines To Process After Pause Scan Signal register (register 54) is greater than 0, then room for these additional lines need to be added into the Pause Threshold value calculation.

After a pause, the buffer will now transmit data to the PC until it hits the Resume Threshold limit (register 4F), which is also programmable in 1 kbyte increments between 0 and 256kbytes. When the Resume Threshold is reached, the Line Buffer sends the motor controller a command to resume.

Note that the scanner software on the host PC is responsible for ensuring that the Pause Threshold value is low enough to ensure that any data that comes after a pause request (the rest of the current line and any subsequent lines if register 54 bits 0-2 are greater than 0) will fit into the SRAM buffer size, which is equal to SRAM size - COEFFICIENT size.

The pause condition is reached when the number of bytes in the buffer is equal to the value in register 4E * 1024. The scan will resume when the number of bytes in the buffer is equal to (the value in register 4F * 1024 + 1023).

Since the external SRAM also contains the pixel gain and offset data (see 2.2 Pixel Rate Offset Correction Block and 2.3 Pixel Rate Gain Correction Block), the buffer is as large as the SRAM size minus the coefficient storage. Supported SRAM sizes are 64kbyte, 128kbyte, and 256kbyte. Coefficient data always takes up a total of 16kbytes for 300dpi sensors and 32kbytes for 600dpi sensors.

3.0 Stepper Motor Controller

The stepper motor controller sends a series of pulses to the stepper motor to move the paper past the sensor (sheetfed) or the sensor past the paper (flatbed). The speed at which the paper moves relative to the sensor, combined with the integration time

of the image sensor, determines the effective vertical resolution (Lines Per Inch. or LPI).

The stepper motor is moved forwards and backwards by two signals, A and B, 90° out of phase with each other. The phase for the forward direction is set in Configuration Register 45.

The A and B signals are either squarewaves (in Full Step Mode, Figure 16), or a staircase approximation of a sine wave (in Microstep mode, Figures 18 and 19).




Figure 16: Stepper Motor Waveform - Full Stepping

The LM9830 always counts stepper motor steps in units of microsteps. A full step is equal to four microsteps. Even when the LM9830 is in Full Step Mode, it is counting in microsteps, and will increment the stepper motor (generating a full step) every four microsteps.

The microstep Step Size is defined in units of time. These units of time are pixel periods, as defined in the horizontal pixel counter. In the 3 channel pixel rate input mode, the pixel period is the $f_{\rm ADC}/3$ (= $f_{\rm MCLK}/24$). In the 3 channel line rate and 1 channel modes, the pixel period is equal to $f_{\rm ADC}/3$ (= $f_{\rm MCLK}/24$). The Step Size is stored in the **Scanning Step Size** configuration register as a 14 bit value. During normal operation, the stepper motor is advanced 1 microstep every Step Size pixel periods. The LPI can be calculated as follows:

$$LPI = 4C \frac{StepSize}{pixels/line}$$

Where C = the number of full steps required to move the image one inch, pixels/line is the number of pixel periods it takes to scan one horizontal line (equivalent to the value stored in the **Line End** registers), and StepSize is the number of pixel periods/microstep

Whenever the stepper motor has been moving and then comes to a stop, the LM9830 waits for the time specified in the Hold Current Timeout register and then de-asserts the A, B, \overline{A} , and \overline{B} outputs to cut power to the motor. When the stepper motor is not scanning or fast-feeding (Command = 00), A, B, \overline{A} , and \overline{B} are deasserted in all stepper modes.

There are two modes of stepper motor operation: fullstepping and microstepping.

3.1 Full Step Mode

In Full Step Mode the output is a pulse stream, as shown in Figure 16. The amplitude of the pulses is controlled by the output of

the 2 bit DAC, shown in Figure 17.

Scan Mode	DAC Voltage			
	0.5V for number of steps specified in			
Starting from	Kickstart Steps register (0-7). If			
a dead stop	register is 0 there is no kickstart			
	current - movement begins at 0.35V.			
Scanning	0.35V			
	0.125V for number of steps specified			
Ctonnod	in Hold Current Timeout register			
Stopped	(0 - 31), 0V after time out. If register			
	is 0 there is no hold current.			

Figure 17: Full Step Current Control

3.2 MicroStep Mode

Microstepping is a technique of driving the stepper motor with a staircase approximation of a sine wave, as shown in Figure 18. This technique maximizes the torque of a given motor, resulting in a higher maximum speed. In addition, it increases the resolution of the stepper motor. If a stepper motor moves 3.6° per full step, microstepping can create positions inside the 3.6°: 1.8°, 0.9°, or 0.45°, for example. This increases the maximum vertical resolution of the scanner. Microstepping also results in quieter motor movement.




Figure 18: Bipolar Microstepping Waveform

The amplitude of the microstepped sine wave is controlled by the output of the stepper motor DAC (Figure 19). The current in the stepper motor winding is measured as a voltage across the sense resistor, and the transistor drive signals are pulse width modulated (PWM) to force the average current through the winding equal to V_{DAC}/R_{SENSE}. Register 56 controls the frequency of the PWM, and Register 57 controls the minimum time the driver is on every period. Register 57 should be set as short as possible, the driver only needs to be on long enough to mask any transient

noise generated by the driver transistor turning on.




Figure 19: Stepper Motor Waveform - LM9830 Signals

Figure 20 shows the LM9830's DAC voltages. The peak current through the stepper motor winding will be 0.5V/R_{SENSE}. The table index is incremented every microstep (StepSize pixel periods).

Table Code	A (B)	A (B)	DAC Voltage
0	0	0	N/A
1	1	0	0.191V
2	1	0	0.353V
3	1	0	0.462V
4	1	0	0.500V
-0	0	0	N/A
-1	0	1	0.191V
-2	0	1	0.353V
-3	0	1	0.462V
-4	0	1	0.500V

Figure 20: Microstepping Current Control

3.3 Pause Behavior - Non-Reversing Mode

When the Full Steps to Reverse When Buffer is Full register is 0, the stepper motor simply stops moving when the Pause signal is received, as shown in Figure 21. The line of data currently being processed (section "a" in Figure 21) will continue to be processed and stored in SRAM. Additional lines may be digitized and stored as well, depending on the number programmed in the Lines to Process After Pause Scan Signal register (Figure 22). This value is different for different scanner designs and should be empirically set to the value that minimizes the spacial distortion created by the motor slowing down and stopping.




Figure 21: Stepper Motor Stopping

Value	Additional Lines to Store in SRAM
0	0(a only)
1	1 (a and b)
2	2 (a, b and c)
•••	
7	7

Figure 22: Lines to Process after Pause Scan Signal Register

When the Resume Scan signal is received, the stepper motor controller waits the appropriate number of pixel periods after the next TR pulse and then starts stepping again at the normal rate. The first new line transmitted is determined by the Lines to Discard After Resume Scan Signal register. The discard value must be the same as the value in the Lines to Process After Pause Scan Signal register.

Value	First Line to Transmit After Pause
0	b
1	С
2	d
7	i

Figure 23: Lines to Discard After Resume Scan Signal
Register




Figure 24: Stepper Motor Resuming

3.4 Pause Behavior - Reversing Mode

If the **Full Steps to Reverse When Buffer is Full** register is >0, then the Reversing Mode is enabled.

The Reversing Mode eliminates spacial distortion due to the pausing of a scan. When the Pause Scan signal is received, the line currently being processed is completed and stored in RAM (line "b" in Figure 25). When the scan resumes, ideally the LM9830 would send out lines "c" and after under the exact same speed and positional conditions the scanner was in before the scan stopped (as indicated by the dotted line in Figure 25).

When the Pause Scan signal is received, the LM9830 sends out the remainder of the line currently being read from the CCD (line b), and stores the offset (in pixel periods) between the last TR pulse and the last step. It then stops, reverses, stops, and waits for the Resume Scan signal. Once Resume Scan is asserted, the motor controller waits for the previously stored number of pixels periods, then starts moving forward again, maintaining the same phase relationship between the TR pulse and the stepper motor control signals. The result is as if the stepper motor had never paused.




Figure 25: Reversing - The Goal

Stopping, reversing, and resuming forward motion all follow the curve programmed in the **Acceleration Profile** configuration register. There are 3 segments (Stopped, 25%, and 50%), and the number in each register indicates the number of full steps to stay at that acceleration. A value of 0 indicates that that segment is to be skipped. For example, a value of 0 in all three registers would mean that the motor would instantly reverse when the buffer is full, then instantly stop after going back the specified number of lines.

Speed Register	DAC output
Stop	x = number of full step clocks to wait
(x = 0 to 3)	before reversing motor.
25% (y = 0 to 3)	y = number of full steps at 25% of final speed. Full step period = 4 full step clocks.
50% (z = 0 to 3)	z = number of full steps at 50% of final speed. Full step period = 4 full step clocks.

Figure 26: Acceleration Profile Settings

This acceleration profile is used any time the motor is started, stopped, or reversed.

The acceleration profile for stopping, reversing, stopping, and going forward again is this:

- Full speed forward (1 step = #pixels in Scanning Step Size register) until the Pause Scanning signal is received.
- 50% speed forward for z steps (1 step = 2* #pixels in **Scanning Step Size** register)
- 25% speed forward for y steps (1 step = 4*#pixels in **Scanning Step Size** register)
- Stopped for x microsteps (= #pixels in Scanning Step Size register).
- 25% speed backward for y steps (1 step = 4*#pixels in Scanning Step Size register)
- 50% speed backward for z steps (1 step = 2* #pixels in Scanning Step Size register)
- Full speed backward (1 step = #pixels in Scanning Step Size register) for number of steps in the Steps to Reverse register
- 50% speed backward for z steps (1 step = 2* #pixels in Scanning Step Size register)
- 25% speed backward for y steps (1 step = 4*#pixels in Scanning Step Size register)

- Paused until a Resume Scan signal is received. During the hold current timeout period, the DAC output is held at 0.125V (the hold current) for FullStep mode, or the DAC outputs are held as they were prior to stopping for the microstep mode. After the hold current timeout period, output drivers A, B, A, and B are deasserted.
- · Wait for Resume Scan signal
- Wait for correct number of pixel periods to resynchronize stepper motor with sensor timing.
- 25% speed forward for y steps (1 step = 4*#pixels in Scanning Step Size register)
- 50% speed forward for z steps (1 step = 2* #pixels in Scanning Step Size register).
- Full speed forward (1 step = #pixels in Scanning Step Size register), with TR pulses synchronized to same the position on image that they would have been had scanner not stopped.

The Lines to Process After Pause Scan Signal/Lines to Discard After Resume Scan Signal register is not used in reversing mode.

3.5 Fast Feed Step Size Register

When the motor is being moved quickly (Paper Feed to End/Paper Feed to Beginning command or Steps to Skip at Start of Scan register), the microstep period comes from this register.

For all other motor movement, the step size is given in the **Scanning Step Size** register.

3.6 Stepper Motor Current Control Using PWM

There is an option to use Pulse Width Modulation of the current in the stepper motor to increase high speed torque, optimize efficiency, and allow use of a lower current, less expensive motor. Precisely controlling the current in the motor provides several benefits. In Full Step Mode, the motor can start moving faster and overcome inertia by increasing the current to the motor to 100% when it is starting from a dead stop. After a programmable number of steps, the inertia is overcome and the current can be reduced to 66% to reduce heat in the stepper motor (allowing a less expensive motor to be used). When stopping the stepper motor, the current is increased to 100% for a short time to overcome the forward momentum, then the motor is held in positionless for more than the Hold Current Timeout period, the current goes to 0%.

In microstepping mode, the PWM is used to approximate a sine wave as shown in Figure 18.

The current control is accomplished by measuring the average motor winding current through a sense resistor to ground, comparing it to a reference voltage, and PWMing the motor driver transistor to force the current to be equal to the reference current. See the **Stepper Motor Current Controller Block Diagram** at the end of this document.

4.0 Scanner Support Functions

4.1 Illumination Control Block


Scanner systems require an illumination source to supply the light to the image being scanned. This source may be white (typically a fluorescent lamp), or red, green, and/or blue LEDs. There

are four illumination modes in the LM9830:

Illumination Mode	Description
0	$LAMP_R$, $LAMP_G$, $LAMP_B$ outputs = 0.
O	This is the power-on default.
	Scanning with white light:
	LAMP _R and LAMP _B controlled by
1	LAMP On/Off pointers in horizontal
	pixel counter (as in Mode 3),
	LAMP _G is a PWM pulse stream
	Scanning with 3 LEDs in color:
2	LAMP _R turns on for Red lines
2	LAMP _G turns on for Green lines
	LAMP _B turns on for Blue lines
	Scanning with 3 LEDs in gray:
3	LAMP _R turns on for all lines
3	LAMP _G turns on for all lines
	LAMP _B turns on for all lines

Figure 27: Illumination Modes

In Illumination Mode 1, the lamp connected to the LAMP_R pin is controlled by the LAMP_R On/Off settings in the configuration register. The LAMP_B output (if used) is controlled the same way. If the lamp is supposed to be on all the time, then the On setting should be set to a number between 0 and the value in the Line End register, and the Off register should be set to a number greater than the value in the Line End register. Conversely, if the lamp is supposed to be off all the time, then the On setting should be set to a number greater than the value in the Line End register, and the Off register should be set to a number between 0 and the value in the Line End register. The LAMPG output is a Pulse-Width-Modulated pulse stream whose duty cycle is controlled by the value in the PWM register (0-4095). The duty cycle is therefore equal to the register value/4096. The PWM counter is clocked with the CRYSTAL IN frequency so the output frequency is CRYSTAL IN/4096 (12.2kHz with a 50MHz clock). This PWM output can be used to control the brightness of a fluorescent lamp



LAMP_B (LAMP_B On > Line End, LAMP_B Off < Line End)

Figure 28: Illumination Mode 1

In Illumination Mode 2 (which is typically used in conjunction with 1 Channel Mode B), the LAMPR, LAMPG, and LAMPB outputs are cycled through sequentially, one line at a time. An internal color counter keeps track of the color of the line to be integrated, and takes that color's LAMP output high when the pixel counter reaches the value stored in that color's LAMP On register (Configuration Registers 2C-37). If the On value is greater than the value in the Line End register, then that lamp never turns on. That color's LAMP output goes low when the pixel counter reaches that color's Off value. If the Off value is greater than the value in the Line End register, then the pixel counter will never reach the Off value and the lamp will always stay on. Illumination Mode 2

timing is shown in Figure 29, and in slightly more detail in Figure 41.




Figure 29: Illumination Mode 2

Illumination Mode 3 is similar to Illumination Mode 2, except that the LAMP outputs for all three colors are turned on and off every line. Illumination Mode 3 timing is shown in Figures 30 and 31.




Figure 31: Illumination Mode 3 (green only)

These modes are in operation whenever the chip is powered on and not in standby mode. For example, the LAMP outputs in Figures 29 and 30 keep pulsing whether the LM9830 is in the Idle, Paper Feed, or Scanning states. This eliminates light amplitude variations due to the lamp/LEDs warm-up characteristics. Since the LAMP pulses are synchronized to the TR pulse, which is determined by the horizontal pixel counter, this means that the pixel counter is constantly running, and any new scans can only be started by waiting for the next new line (the next Red line in the case of Illumination Mode 2).


4.2 CCD/CIS Control Block

This function generates the clock signals necessary to control a CCD or CIS sensor. The LM9830 features:

- Independent control over the polarity (inverting or noninverting) of the input stage to accommodate CIS or CDS signals.
- Ability to turn off CDS. When CDS is on, traditional CDS is performed. When CDS is off, the signal is sampled at the Sample Signal point, but the internal reference is used for the Sample

Reference voltage (not a point on the input signal itself).

- The CP1 output supplies the CP pulse needed on some popular Toshiba CCDs. This looks and acts just like another, independent RS pulse.
- A CP2 output is another independent pixel rate pulse that (if needed) can be programmed to supply an additional clock.
- CCD clock signals RS, CP1, CP2 are reset when Line Ends
- The internal Clamp signal is reset with Optical Black Pixels End.
- TR1 and TR2 pulse widths are always the same width, as determined by Register 0E.
- The TR-Ø1 guardband may be equal to 0, causing TR and Ø1 to go high simultaneously and low simultaneously (Figure 32).
 This is a requirement of some Canon CIS sensors.



TR Pulse same as first clock pulse

Figure 32: TR-Ø1Guardband Can Be Equal To 0

 CIS TR1 Timing Mode 1. In this mode the TR1 pulse is exactly one Ø clock long, occurring on the rising edge of Ø1. The TR1 pulse width and guardband settings are ignored. For Dyna CIS.




Figure 33: CIS TR1 Timing Mode 1

 CIS TR1 Timing Mode 2. In this mode the TR pulse is again equal to 1 Ø period, but now it is centered around Ø1. The TR pulse width and guardband settings are ignored. For Canon




Figure 34: CIS TR1 Timing Mode 2

CIS.

- To prevent sensor saturation, the LM9830 is always clocking the CCD/CIS, except when it is in Reset or Standby (Register 7 bit 2 or 3 = 1).
- There is a bit for Fake Optical Black Pixels (register 19, bit 2).
 This is used with Dyna CIS sensors. In this mode, the RS output pulses once inside the TR1 pulse, then is held high until the end of the optical black pixels. The TR1 pulse is extended until

the trailing edge of the first RS pulse. This mode works for TR1





Figure 35: Fake Optical Black Pixels

only, under all TR1 settings (normal and CIS TR1 Timing modes 1 and 2).

4.3 AFE Operation

The LM9830 supports the following operation modes, controlled by registers 26 and 27:

• 3 Channel Pixel Rate Mode. In this mode all three channels are converted with the multiplexer in front of the ADC switching at the ADC conversion rate, producing interleaved RGB data that is transferred to RAM. The ADC runs at MCLK/8, each channel's pixel rate is MCLK/24. Each color has its own offset and gain coefficients. This mode typically uses Illumination Mode 1.




ADC Out Line 1: RGBRGBRGBRGBRGB... ADC Out Line 2: RGBRGBRGBRGBRGB...

ADC Out Line 2: RGBRGBRGBRGBRGB...
ADC Out Line 3: RGBRGBRGBRGBRGB...

ADC Out Line 3: RGBRGBRGBRGBRGB...
ADC Out Line 4: RGBRGBRGBRGBRGB...

Figure 36: 3 Channel Pixel Rate Mode

• 3 Channel Line Rate Mode. In this mode all three channels are converted with the multiplexer in front of the ADC switching at the line rate, producing a line of Red data, followed by a line of Green data, followed by a line of Blue data, etc. that is transferred to RAM. The selected channel and the ADC both run at MCLK/8. Each color has its own offset and gain coefficients. This mode typically uses Illumination Mode 1.



ADC Out Line 1: RRRRRRRRRRRRRRR...

ADC Out Line 2: GGGGGGGGGGGGG...

ADC Out Line 3: BBBBBBBBBBBBBBB...

ADC Out Line 4: RRRRRRRRRRRRRRRR...

Figure 37: 3 Channel Line Rate Mode




Figure 38: 3 Channel Line Rate TR Pulse Timing

In the 3 Channel Line Rate Mode three TR pulses are generated. TR_{RED} is the TR1 output, TR_{GREEN} is the TR2 output, and TR_{BLUE} is the CP2 output. In this mode TR pulses for a particular color can be "skipped", increasing the integration time for that color. In the example shown in Figure 38, the red channel sees 2 times the integration time of the green channel, and the blue channel sees 3 times the integration time of the green channel. Each channel can be independently programmed to drop 0, 1, or 2 TR pulses.





Figure 39: 3 Channel Line Rate Mode with 2 TR
Pulse Positions

Each color's TR pulse can be programmed to occur in position 1 (inside \emptyset 1 high) or position 2 (inside \emptyset 1 low), as shown in Figure 39.

 1 Channel Mode. In this mode only one of the three channels is being converted. That channel and the ADC are clocked at MCLK/8. The channel is chosen in the configuration register.


There are two variations of 1 Channel Mode:

 1 Channel Mode A: Uses the selected channel's offset and gain coefficients for all lines. This mode typically uses Illumination Mode 3.



SC = selected channel (=green in this example)
Figure 40: 1 Channel Mode A

• 1 Channel Mode B: This mode uses a sensor tied to the Blue OS input only. Illumination is switched in RGBRGB pattern at the line rate. Each color has own digital offset and gain coefficients as well as static Gain and Offset data. Note that there is a one line delay between when a line is exposed to a color and when pixels of that color are clocked out of the sensor. For example, the Green LEDs should be on while you are clocking out Red pixels. This mode typically uses Illumination Mode 2.



4.4 External SRAM Interface

The external 8 bit SRAM is used for line buffering and coefficient data. For 300 dpi, 16kbytes (2729 pixels * 16 bits/pixel * 3 colors = 16kbytes) are used for offset and gain coefficients. For 600 dpi, 32Kbytes (5460 pixels * 16 bits/pixel * 3 colors = 32kbytes) are used for offset and gain coefficients. The rest is used for the circular image data buffer.

The LM9830 supports three SRAM sizes: 64K, 128K, and 256K.

The 64K mode uses addresses A0-A15. To allow two 32k x 8 SRAMs to function as one 64k x 8 SRAM, address bit A16 is the inverse of address bit A15. This allows A15 and A16 to be used as $\overline{\text{CS}}$ pins for the two 32k x 8 SRAMs. The 64K mode is only recommended for use with 300dpi optical sensors. 64K (32K coefficients/32K image data buffer) is not enough SRAM for 600dpi sensors


The 128K mode uses addresses A0-A16. To allow two 64k x 8 SRAMs to function as one 128k x 8 SRAM, address bit A17 is the inverse of address bit A16. This allows A16 and A17 to be used as $\overline{\text{CS}}$ pins for the two 64k x 8 SRAMs.

The 256K mode uses addresses A0-A17.

There are 4 SRAM access modes: 8 bit/4 slot, 8bit/8 slot, 12 bit/4

slot (half duplex 12 bit), 12 bit/8 slot (full duplex 12 bit). The 4 slot modes are lower bandwidth and can be used with slower SRAM, while the 8 slot modes provide higher system performance.

Figure 42 indicates the relative bandwidth used in each mode.



R1: Offset Coefficient read R2: Gain Coefficient read R3: 8 bit pixel data read (to host) R4: 12 bit pixel data read, MSB (to host) R5: 12 bit pixel data read, LSB (to host) W1: 8 bit Pixel Data Write

W2: 12 bit pixel data write, MSB W3: 12 bit pixel data write, LSB

Figure 42: SRAM Access Modes

The ADC and the first stage of the digital processing block always run at the pixel rate, which is 1/8 of the MCLK frequency. The offset correction data and the gain correction coefficient data must be provided at the pixel rate.

In the 8 bit/4 slot mode, each 8 bit correction data RAM access takes 2 MCLKs. The 8 bit write from the pixel processing block takes 2 MCLKs. 8 bit reads from SRAM to the host also take 2 MCLKs. Note that in this mode, the maximum rate pixel data can be stored in SRAM is also the maximum rate pixel data can be read and transmitted to the host. In configurations where the host I/O can not constantly receive data at the pixel rate, the SRAM buffer may fill up even if the host is capable of burst reads at rates much greater than the pixel rate.

To reduce or eliminate buffer full conditions, there is a higher bandwidth 8 bit/8 slot mode where all RAM read accesses take 1 MCLK cycle. In this mode there are 4 slots where data can be read and sent to the host, allowing the buffer to be emptied up to 4 times faster than it is being filled. Combined with an intelligent scanner driver routine, this mode will reduce or eliminate the number of times a scanner has to stop during a scan. This mode is only guaranteed to work when the MCLK frequency is 25MHz or lower.

To calibrate the scanner, or to actually scan an image and send the raw 12 bit data back to the PC, additional modes are required to transmit the 12 bit pixel data through the 8 bit interface. The 12 bit/4 slot (or half duplex) mode does this by storing the 12 bit data as a high byte (the 4 MSBs of the 12 bit word) and a low byte (the 8 LSBs of the 12 bit word). The timing is similar to the 8 bit/4 slot scenario, except that the slot normally allocated to sending data to the host is now given to writing the second half of the 12 bit word to SRAM. In this mode you can not transmit data to the host while scanning. To read the data out of RAM, you must either write to the command register to stop scanning (this is typically how it would be done during calibration), or wait until the buffer fills up (how it would typically be done during a raw 12 bit image

scan).

To improve the performance of this mode, there is also a 12 bit/8 slot (full duplex) mode available. In this mode coefficient reads take 1 MCLK each (a total of 2 MCLKs). The high and low bytes of the 12 bit word are each read from RAM and transmitted to the host in 1 MCLK cycle. To slightly reduce the speed requirements of SRAM, the high and low byte writes to RAM are given 2 MCLKs each. This allows the host to read pixel data from the SRAM while scanning, dramatically reducing the time required to scan versus using the half duplex mode.

To minimize EMI and on-chip noise, the SRAM output drivers (A0-A17, DB0-DB7, and \overline{RD} and \overline{WR}) have four output current settings, 0-3. The output current level is set by bits 2 and 3 of Configuration Register 43.

Current Setting	I _{OL} (mA)	I _{OH} (mA)	t _F (ns) 20pF	t _R (ns) 20pF
0	3.5	-4	29	25
1	6	-7.5	17	13
2	12	-17	8	6
3	21	-32	5	3




Figure 43: Typical Memory Maps for External SRAM

4.5 Misc. I/O

These four pins are used for paper sensing, LED displays, user start buttons, etc.

Two pins are dedicated inputs: Paper Sensor #1 and Paper Sensor #2. The other two pins, Misc I/O #1 and Misc I/O #2, can be configured as inputs or outputs.

The state of each pin, True or False (1 or 0), is reflected in the Status Register.

These are the configurable aspects of these I/O pins:

- The polarity of the input. If this bit is set to a 1 (Active High), a high level on that input pin will produce a True reading (1) in the Status Register. If this bit is set to a 0 (Active Low), a low level on that input pin will produce a True reading (1) in the Status Register.
- Level or Edge Sensitive. If this bit is set to 0 (Level Sensitive), the Status Register will reflect the current state at that sensor input pin. If this bit is set to 1 (Edge Sensitive), the Status Register for that input will be True (1) if there were any False to True transitions at that sensor input pin since the last time the Status Register was read. Reading the status register clears the state

of all the edge sensitive inputs to False (0).

- Paper Sensor #1 can be programmed to stop the scan (by clearing the Scanning bit) when its state (as reflected in the Status Register) changes from False to True. This is useful in flatbeds to prevent the motor from trying to step past the limits of travel of the system. In sheetfed systems, Paper Sensor #1 can be used to detect whether or not the user has inserted a document to be scanned.
- Paper Sensor #2 can be programmed to stop the scan (by clearing the Scanning bit) and change its bit in the Status Register to True a programmable number of lines after its input pin changes state from False to True. In sheetfed scanners this is useful if the paper sensor is located before the scanner array, where the sensor will change states before all of the paper has been scanned. For flatbed scanners this sensor can be used to detect the home position.
- The Misc I/O 1 and Misc I/O 2 pins can have their outputs set to +5V or 0V by writing a 1 or a 0 to the appropriate register.

4.6 The Brains

This is the master control section that keeps track of the position of the CCD pixel going through the analog front end, the color of that line of CCDs (for single output CCD illumination control), the stepper motor, and all other system coordination.

5.0 Communicating with the LM9830

Everything on the LM9830 (configuration registers, image data, coefficient data, and gamma tables) is accessed through the Configuration Register. Configuration Register I/O is done through two steps. The first step is to write the address (0 through 7F) of the configuration register to be read from or written to. The second access is the data operation (a read or a write) for that address. The address only needs to be written once. After an address is written, any number of reads and/or writes may be made to that address.

Registers 0, 1, and 2 are read-only registers. Writing to these addresses may affect various counters inside the LM9830 and should therefore be avoided. All of the remaining configuration registers can be read from and written to using this protocol.

5.1 The DataPort: Reading and Writing to Gamma, Offset, and Gain Memory

Because the gamma table and the shading and offset correction blocks of RAM are very large, the LM9830 uses an indexed method of reading and writing them, called the DataPort. Four addresses in the Configuration Register are used to implement this mode, as shown in Figure 44.

Configuration Register Address	Name	Bits
3	DataPort Target/ Color	b3- b0
4	DataPort Address (MSB)	b12 - b8

Figure 44: DataPort

Configuration Register Address	Name	Bits
5	DataPort Address (LSB)	b7 - b0
6	DataPort	b7 - b0

Figure 44: DataPort

The DataPort allows the user to select a memory block (gamma, gain coefficient, or offset coefficient) and color (red, green, or blue) to be read from or written to, by writing to Configuration Register Address 3.

The starting address of that block (usually 0) is written into the DataPort Address register (at Configuration Register Addresses 4 and 5). Bit D5 of register 4 should also be set to a 0 or a 1 to indicate whether the DataPort will be read from (D5 = 1) or written to (D5 = 0) in subsequent operations. This is required so the LM9830 can prefetch the data for faster access. The DataPort Address is automatically incremented after every byte of Gamma data read/written, or every 2 bytes of Offset/Shading data read/written (since an Offset/Shading word is 2 bytes wide).

Once the memory block, color, and starting address is written, a series of reads or writes to the DataPort will read from or fill up that selected memory block at maximum speed.

Registers 4 and 5 should always be (re)written to after register 3 has been changed.

5.1.1 DataPort Type and Color

These 3 bits determine which memory block (gamma or gain/off-set coefficients, Figure 45) and which color of that memory block (red, green, or blue, Figure 46) is to be read from or written to. There is one exception to this: when operating the LM9830 in 1 Channel Mode A, the color is determined by the contents of Register 26, bits 3 and 4.

7	6	5	4	3	2	1	0	Туре
-	-	-	-	-	-	-	0	Gamma
-	-	-	-	-	-	-	1	Offset & Gain

Figure 45: DataPort Target Pointer

7	6	5	4	3	2	1	0	Color
-	-	-	-	-	0	0	-	Red
-	-	-	-	-	0	1	-	Green
-	-	-	-	-	1	0	-	Blue
-	-	-	-	-	1	1		Undefined

Figure 46: DataPort Color Pointer

5.1.2 DataPort Address

This 13 bit register (at Configuration Register addresses 4 and 5) determines what the starting address is for the read/write operation. This address is automatically incremented after each read/write operation to the actual DataPort. For the gamma table the range is 0 to 1023. For the Gain and Offset Coefficients this range is 0 (corresponding the first valid pixel as programmed in the Valid Pixels Start register) to 2729 (the maximum number of

image pixels for a 300dpi sensor) or 5460 (the maximum number of image pixels for a 600dpi sensor). If reads or writes continue past 1023, 2729, or 5460, the DataPort address counter wraps back around to 0 and continues counting. Note that for Gain and Offset Coefficients it takes 2 read/write operations to increment the address counter, because Gain and Offset Coefficients are stored as a 2 byte word.

5.1.3 DataPort

This 8 bit register (at Configuration Register address 6) is where the data is sequentially read from or written to. Gamma data is 8 bits wide. Since offset data may be 6 or 8 bits wide and gain correction data may be 10 or 8 bits wide, these bytes need to be combined before they are transmitted. For a 6/10 offset/gain bit split, the format is shown in Figure 47:

7	6	5	4	3	2	1	0	Туре
O5	O4	О3	O2	01	O0	G9	G8	First Byte
G7	G6	G5	G4	G3	G2	G1	G0	Second Byte

Figure 47: DataPort Target Pointer (6/10 split)

The first byte = Offset * 4 + INT(Gain/256), and

The second byte = Gain AND 255.

An 8/8 offset/gain split is more obvious:

7	6	5	4	3	2	1	0	Туре
07	O6	O5	O4	О3	O2	O1	O0	First Byte
G7	G6	G5	G4	G3	G2	G1	G0	Second Byte

Figure 48: DataPort Target Pointer (8/8 split)

If the offset/gain split is changed from 8/8 to 6/10, or from 6/10 to 8/8, the offset and gain coefficients must be re-calculated and resent to the LM9830.

In Gamma mode, the DataPort address counter is automatically incremented after a byte is read from or written to register 6. In Gain/Offset mode, the DataPort address counter is automatically incremented after two bytes are read from or written to register 6.

Reading and writing the DataPort should only be done when the LM9830 is not scanning.

6.0 The Parallel Port Interface

The primary interface of the LM9830 is a PC compatible parallel port interface. This communication mode is selected by tying the CMODE pin to DGND. There are two operational parallel port modes for reading data: Nibble Mode (for compatibility with the maximum number of existing PCs) and EPP (for maximum speed on newer machines). In addition, the LM9830 supports a printer passthrough function that allows an LM9830-based scanner to be inserted between a PC and a printer.

6.1 The Parallel Port Pins

The parallel port on a standard PC has a total of 17 I/O lines: 8

data lines and 9 signaling lines. Additionally, the parallel port

Name	Direction	LM9830 Default				
Parallel Port Databus						
D0-D7	From (To) PC	TriState				
	PC Control Signa	ls				
STROBE	From PC	Input				
AUTOFEED	From PC	Input				
INIT	From PC	Input				
SELECT IN	From PC	Input				
ACK	To PC	High				
BUSY	To PC	Low				
PE	To PC	Low				
SELECT	To PC	Low				
ERROR	To PC	High				
Prir	Printer Passthrough Signals					
TRISTATE	To External Buffer	Low				
LATCH	To External Latch	Low				

Figure 49: Printer Port Pin Description

passthrough function requires another set of the 9 control signals. The LM9830 databus and control signals are tied to the PC's parallel port. To support a parallel port passthrough function, the LM9830's control outputs are tri-stated to allow the printer to communicate with the PC when in passthrough mode. When the LM9830 is active, the printer is disabled by tri-stating all control I/O between the printer and the LM9830/PC control bus. A more




Figure 50: Printer Passthrough Overview

detailed description of the parallel port passthrough function is provided on the full page drawing labelled **Printer Passthrough Block Diagram** near the end of this document.

To minimize EMI and on-chip noise, the Parallel Port output drivers (D0-D7 and the 9 control/status output signals) have four output current settings, 0-3. The output current level is set by bits 1 and 2 of Configuration Register 42.

Current Setting	I _{OL} (mA)	I _{OH} (mA)	t _F (ns) 200pF	t _R (ns) 200pF
0	5	-6	200	167
1	7	-9	143	111
2	9	-12	111	83
3	15	-21	67	48

For maximum compatibility and reliability, the "3" setting is recommended. "0" - "2" can be used to reduce EMI and on-chip noise if the final system (customer's PC and associated peripherals and cables) can tolerate it.

6.2 Finding the LM9830

The LM9830 powers up in the Transparent mode. In order to communicate with the LM9830, the host must send a specific sequence of data on the databus without changing any of the 4 control signal lines. The LM9830 looks for the sequence 99 66 CC 33 on D0-D7.

Each state (99, 66, CC, and 33) must be held for a minimum of 4 MCLK cycles. After a power on reset status, the MCLK divider is set to divide-by 4. This means that each state must be held for 16 CRYSTAL IN cycles. For a 50MHz external clock, this means that each state must be held for a minimum of 16*20ns = 320ns. If the MCLK divider is programmed to a different value and the LM9830 goes transparent, the minimum time required to wake up the LM9830 will change. The equation for the length of time each state must be held is:

$$t = 4(t_{CLK | IN})(MCLK_DIVIDER)$$

The assumption is that this sequence will not occur at random without any of the 4 control pins violating their static requirement (STROBE high, the other three static).

When in the transparent mode with a clock applied, the LM9830 constantly monitors the databus for a transition to 99. If 99 is detected, the LM9830 looks for 66. If 66 is detected, the LM9830 looks for CC. If CC is detected, the LM9830 looks for 33.

If 33 is detected, the LM9830 exits transparent mode.

When the LM9830 exits the Transparent mode it takes the TRISTATE pin high to disconnect the printer control signals to the PC, and the LATCH signal low to latch and hold the current state of the four control signals going to the printer. The 5 control lines going back to the host change to their deasserted states:

ERROR = high
ACK = high
BUSY = low
PE = low

SELECT = low


At this point the LM9830 software driver can attempt to write to and read from the configuration register to confirm the presence/non-presence of the LM9830. Please note that register 42 must be written correctly to allow the LM9830 to respond in the desired communication mode (8 bit or nibble).

6.3 Selecting EPP or Nibble Mode I/O

Now that the LM9830 has been detected, the Host can start talking to it. The host PC always writes to the LM9830 using 8 bit words. For reading data, the LM9830 can communicate in either 8 bit (Bidirectional or EPP) or 4 bit (Nibble) modes, as determined by the state of register 42, bit 0. This bit has no power-on default and must be set to a 0 or a 1 before data can be read from the LM9830.


6.4 Returning to Transparency Mode Without LM9830 Reset

The host can return the LM9830 to Transparency Mode by taking the $\overline{\text{INIT}}$ pin low and then high again. Approximately 2 - 3 MCLKs after the rising edge of $\overline{\text{INIT}}$, the $\overline{\text{LATCH}}$ pin will go high, the TRISTATE pin will go low, and the LM9830 will tristate its D0-D7 and control line outputs. This will make the LM9830 transparent, but will not change its operation state. If it was scanning, idling, or fast feeding, the LM9830 will continue scanning, idling, or fast



6.5 Returning to Transparency Mode with LM9830 Reset

The host can return the LM9830 to Transparency Mode and reset the LM9830 by taking the INIT, AUTOFEED, SELECT_IN, and STROBE pins low and then high again. Approximately 2 - 3 MCLKs after the rising edge of INIT, the LATCH pin will go high, the TRISTATE pin will go low, and the LM9830 will tristate its D0-D7 and control line outputs. This will reset the LM9830 as well as make it transparent.



6.6 Writing to the Configuration Register (Parallel Port)

The timing for writing to the LM9830 (sending data from the PC to the LM9830) is shown in Figure 53. This is EPP timing, and it is used for all parallel port Writes, even when in Nibble Mode (Nibble Mode is only used to send data from the peripheral to the host)

The write consists of two cycles, an address write cycle that tells the LM9830 which address is going to be written to, and a data write cycle that transmits the data to be stored in that address. The handshaking is as follows:

- \bullet The host takes $\overline{\text{STROBE}}$ low, indicating that the next operation is a write.
- The host puts data on D0-D7.
- \bullet The host takes $\overline{\text{SELECT IN}}$ low to indicate that the data is valid.
- The LM9830 latches the data and indicates that the data has been latched by taking BUSY high.
- The host responds and brings SELECT IN and STROBE high.
- The LM9830 responds to the rising edge of SELECT IN by taking BUSY low.

This completes the address write cycle. The LM9830 is now prepared for a byte write to the location contained in the address byte. The handshaking for the data write is basically identical, except AUTOFEED is used to latch the data instead of SELECT.

To write large quantities of data to a particular address, the address only has to be written once. All data write operations will write to the last address written. This is useful for writing DataPort (register 06) data.




Figure 53: Writing to the Configuration Register

6.7 Reading From The Configuration Register (Parallel Port)

The procedure for reading the configuration register is different for the EPP and Nibble Modes.

6.7.1 EPP Mode Configuration Register Read




Figure 54: Reading from the Configuration Register (EPP)

An EPP read is shown in Figure 54. The handshaking for the address write cycle of a read is identical to the address cycle for a write. The data read cycle is as follows:

- The host maintains STROBE high, indicating that the next operation is a read.
- The host tristates D0-D7
- The host takes AUTOFEED low to request data from the LM9830.
- The LM9830 places the data on the bus.
- The LM9830 takes BUSY high to indicate the data is valid.
- The host latches the data and responds by taking AUTOFEED high.
- The LM9830 tristates the bus.
- The LM9830 takes BUSY low to indicate the cycle is complete and it is ready for another cycle.

To read large quantities of data from a particular address, the address only has to be written once. All data read operations will read from the last address written. This is useful for reading pixel (register 00) and DataPort (register 06) data.

6.7.2 Nibble Mode Configuration Register Read

This is not the traditional application of "Nibble Mode", it is more efficient and lower cost variation. The first half of the cycle is an EPP address write, followed by a Nibble Mode read. Also, BUSY is used for handshaking and \overline{ACK} for a databit, eliminating the problems caused by the hardware inversion of BUSY on the PC, as well as allowing BUSY to perform roughly the same function it does in EPP mode.




Figure 55: Reading from the Configuration Register (Nibble Mode)

An EPP read is shown in Figure 55. The handshaking for the address cycle of a read is identical to the address cycle for a write. The data cycle is as follows:

- The host takes STROBE high, indicating that the next operation is a read.
- The host tristates D0-D7
- The host takes AUTOFEED low to request the first nibble from the LM9830.
- The LM9830 places the first nibble on the $\overline{\text{ERROR}}$, SELECT, PE, and $\overline{\text{ACK}}$ pins.
- The LM9830 takes BUSY high to indicate the nibble is valid.
- The host latches the nibble on or after the rising edge of BUSY.
- The host takes AUTOFEED high to request the second nibble from the LM9830.
- The LM9830 places the second nibble on the ERROR, SELECT, PE, and ACK pins.
- The LM9830 takes BUSY low to indicate the nibble is valid.
- The host latches the nibble on or after the falling edge of BUSY.

Additional nibble reads will read from the last latched address (useful for reading pixel data or the DataPort).

7.0 The Microprocessor Compatible Interface

In this interface the part is written to like a standard µP peripheral, with $\overline{\text{RD}}$ ($\overline{\text{AUTOFEED}}$), $\overline{\text{WR}}$ ($\overline{\text{STROBE}}$), $\overline{\text{CS}}$ ($\overline{\text{INIT}}$), ALE ($\overline{\text{SELECTIN}}$), and an 8 bit databus (D0-D7). This interface would be used in a system where another interface (perhaps SCSI or FireWire) was desired. Using the LM9830 in this application in a DMA mode is relatively easy and efficient, because large blocks of image data can easily be read through a series of $\overline{\text{RDs}}$.

To enter the μP interface mode, the CMODE pin should be tied to V_{D}

7.1 Writing to the Configuration Register (µP Mode)

The Configuration Register address is latched on the falling edge




Figure 56: Writing to the Configuration Register (µP)

7.2 Reading From The Configuration Register (µP Mode)

The address is latched as in the previous example. For all modes except DataPort operations, the LM9830 transmits the data at that address on the following read. Additional nibble reads will read from the last latched address (useful for reading pixel data).




Figure 57: Reading from the Configuration Register (µP mode, except DataPort)

7.3 Writing Data to the DataPort (µP Mode)

The DataPort is used to write the gamma table and the off-set/gain coefficients to the LM9830 in a continuous stream. First, write to register 3 to set what the data is (gamma or offset/gain) and what color (red, green, or blue) the data is for. Then write to registers 4 and 5 to set the initial address (usually 0), and the R/W mode (W in this example). To write data to the DataPort send the Data address (6) to the DataPort followed by a serial stream of data as shown in Figure 58. The DataPort Address stored in registers 4 and 5 will be automatically incremented after every write (if writing gamma data) or every second write (if writing offset/gain coefficient words).




Figure 58: Writing to the Configuration Register (μP)

7.4 Reading Data from the DataPort (µP Mode)

The gamma table and offset/gain coefficients can also be read

from the LM9830 in a continuous stream. First, write to register 3 to set what the data is (gamma or offset/gain) and what color (red, green, or blue) the data is for. Then write to registers 4 and 5 to set the initial address (usually 0), and the R/W mode (R in this case). To read data from the DataPort, the DataPort address (6) needs to be inserted before every read to prefetch the data from the external SRAM. The timing is shown in Figure 59. Note that this applies only to offset and gain coefficient reads; the gamma table may be read with or without the additional address writes. The DataPort Address stored in registers 4 and 5 will be automatically incremented after every read (if reading gamma data) or every second read (if reading offset/gain coefficient words).




Figure 59: Reading Gain and Offset Coefficients through the DataPort (µP mode)


8.0 Scanning

8.1 Start Scanning - Initiating an Image Scan

An image scan is started by setting the Scanning bit in the Configuration Register. The LM9830 will move the paper forward the number of steps specified in the Stepper Motor Configuration register and begin scanning. Scanning ends when the host writes a new command to the command register (Idle, Paper Feed to Start or Paper Feed to End) or when Paper Sensor #1 or Paper Sensor #2 changes state (if programmed to do so).

The line buffer is reset when the Scanning bit is SET, not when it is cleared. The host can continue to read stored data out of the line buffer after a scan has stopped.

The LM9830 pixel data is read from configuration register address 00. To read pixel data, the host should latch address 00 into the LM9830's address pointer. Subsequent reads from the host will read the next byte of pixel data stored in the line buffer. Here are examples of two consecutive image data reads in the three possible interface modes:






Image data can flow as fast as possible from the LM9830 to the host, but can be interrupted at any time (by latching a different address) to read the LM9830's status registers, abort the scan, etc.

If for some reason you want to pause the scan for some length of time and resume later, do NOT reset the Scanning bits (return to Idle). Simply stop reading pixel data. When the buffer fills up, the LM9830 will automatically stop scanning and turn off power to the stepper motor (when the delay goes beyond the time specified in the **Hold Current Timeout** register).

The last byte of every line is the status byte (register 02). If the line just transmitted was the beginning of a stepper motor pause or reverse cycle, the **Pause** bit is set. For scanners unable to reverse, this feature potentially allows the software to correct images distorted by motor starting/stopping.

8.2 Reconstructing the Image Data Received By the PC

When reconstructing an image from the stream of data received from the LM9830, it is useful to know the format of the data. The LM9830 does not perform deinterleaving on the pixel data, it comes out exactly as the sensor sends it. Deinterleaving and other processing must be performed on the host PC.

For a single output CCD/CIS that outputs one line of data with colors alternating at the line rate, the output format is:

$$\begin{split} &R_1,\,R_2,\,R_3,\,R_4,...,\,R_{n-2},\,R_{n-1},\,R_n \text{ (line m)} \\ &G_1,\,G_2,\,G_3,\,G_4,...,\,G_{n-2},\,G_{n-1},\,G_n \text{ (line m + 1)} \\ &B_1,\,B_2,\,B_3,\,B_4,...,\,B_{n-2},\,B_{n-1},\,B_n \text{ (line m + 2)} \end{split}$$

For a triple output CCD/CIS that outputs 3 lines of data (each x pixels apart in the vertical direction) with colors alternating at the

line rate, the output would be:

with the Red data representing line m, the Green data representing line m-x, and the Blue data representing line m-2x.

The length of a line of image data sent to the PC depends on several factors:

- The number of physical pixels in the sensor, equal to (1 + Valid Pixel End Valid Pixel Start), which we will call Valid Pixels,
- The horizontal resolution set in the configuration register,
- The pixel depth (1, 2, 4, or 8 bits), and

When scanning with the horizontal resolution equal to the optical resolution (300dpi or 600dpi) at an 8 bit pixel depth, the number of bytes in a line is equal to the number of Valid Pixels (or three times the number of Valid Pixels, if R, G, and B are interleaved).

If the horizontal resolution is set to a number below the optical resolution, the number of bytes in a line is equal to:

If the pixel depth is reduced from 8 to 4, 2, or 1 bits, the bytes per line will also decrease:

Bytes/Line = Valid Pixels
$$\frac{\text{Bits/Pixel}}{8} \frac{\text{Horizontal Resolution}}{\text{Optical Resolution}}$$
 since multiple pixels are being packed into one byte. For a 4 bit pixel, there are 2 pixels/byte, for a 2 bit pixel, there are 4 pixels/byte, and for a 1 bit pixel, there are 8 pixels/byte.

The scanner software on the host must strip the status byte from the end of each line before reconstructing the image.

8.2.1 Reconstructing 12 bit Image Data Received By the PC

The 12 bit Data Mode is a special one for the LM9830. In the 12 bit Data Mode the horizontal resolution is always equal to the optical resolution, the gamma correction is bypassed, and the Pixel Packing stage is bypassed.

Each pixel is stored in the SRAM and transmitted to the PC in two bytes, a high byte containing the 4 bit MSB of the pixel (format 0 0 0 0 B11 B10 B9 B8), and a low byte containing the 8 bit LSB.

This mode is used to acquire 12 bit data for accurate gain and offset calibration, and for applications requiring maximum resolution data without gamma correction.

8.3 High Speed Forward

When register 07 is set to a 1, the LM9830 moves the motor forward at maximum speed (determined by the fast feed stepsize, registers 48 and 49) until either one of the Paper Sensor inputs becomes True (if that sensor has been properly programmed to interrupt scanner movement). Paper Sensor #2 can be used to cause a delayed stop. If the **FullSteps** to **Scan after Paper Sensor #2 trips** register is greater than 0, motor movement will continue for the programmed number of full steps. This can be used to eject paper in sheetfed scanners.

8.4 High Speed Reverse

When register 07 is set to a 2, the LM9830 moves the motor backwards at maximum speed (determined by the fast feed step-size, registers 48 and 49) until either one of the Paper Sensor inputs becomes True (if that sensor has been properly programmed to interrupt scanner movement). The **FullSteps to Scan after Paper Sensor #2 trips** register is not used in the High Speed Reverse mode. This function is generally used to

home the sensor in flatbed scanning applications.

8.5 Short Example of a Scan

- PC sends Daisy Chain Protocol Sequence to take the LM9830 out of Transparent mode.
- The LM9830 responds and shuts off printer
- PC writes to Configuration Register establishing EPP or Nibble Mode for sending data from the LM9830 to PC
- PC configures the LM9830 by writing to the configuration registers
- If no calibration data for the scanner is found in the PC, or if the user has requested a new calibration, the PC has the LM9830 scan a calibration image, then calculates the calibration coefficients for the scanner.
- PC transmits the calibration information to the LM9830 (this step can be skipped if power to the LM9830 has been maintained since the last time the calibration data was sent).
- If a sheetfed, the PC now polls the LM9830 status registers to see if there is any paper inserted. If a flatbed, it moves the scan head to the home position.
- The PC sets the Scanning bit in the Configuration Register.
- The PC sends a series of reads to the LM9830 (Figures 60-62) and gets a byte of pixel data for each read. The PC should be keeping track of exactly how many bytes there will be in an image and simply receive data until then, but the capability exists for it to read from any Configuration Register at this time, including the status bits for the 4 multipurpose inputs (paper sensors, user buttons, etc.) and the number of image data bytes available in the buffer. The PC can also write to any register, including the register containing the Scanning bit. If this bit is cleared, the scan is aborted.
- PC reads data until scan is complete or aborted.
- PC writes to Configuration Register and clears Scanning bit.
- If this is a flatbed scanner, the PC should now send a "return to start of page" command. For a sheetfeeder, it can send a "fast forward to end of page" command if needed.
- Turn off the lights, complete any other shutdown activities.
- PC sends command to put the LM9830 back in Transparent mode.

9.0 Master Clock Source

The timing for the entire chip comes from the CRYSTAL OUT pin. This clock is immediately divided down by the MCLK divider (register 08), and the divided output is MCLK (Master CLOCK). The MCLK divider range is from 1.0 to 32.5 in steps of 0.5. A configuration register code of 0 divides the clock by 1.0, while a code of 63 divides the clock by 32.5. With a 48MHz crystal, this provides an MCLCK range of 1.48MHz to 48MHz and a corresponding ADC conversion rate of 184kHz to 6.00MHz. This divider can be used to closely match the output data rate to the PC's input data rate, minimizing scan time.

MCLK is used to clock the vast majority of the LM9830's circuits. CRYSTAL OUT is used in a few subsections where the highest possible clock speed is required (such as the PWM pulse genera-

tor for the light source and the stepper motors).




Figure 63: Crystal Oscillator Circuit

To use the LM9830's crystal oscillator feature, tie CLK_SEL (pin 71) to DGND $_{I/O}$. Figure 63 shows the recommended loading circuit and values for the 48MHz oscillator. The total capacitance on the CRYSTAL IN node (including PCB capacitance and C1) should be less than or equal to 10pF.

To drive the LM9830 with an external clock, tie CLK_SEL (pin 71) to $V_{D\ I/O}$, tie CRYSTAL_IN to DGND $_{I/O}$, and drive the TTL or CMOS-level clock signal into CRYSTAL_OUT (pin 58).

10.0 Power-On/Reset

When the LM9830 is powered up, a power-on reset signal will force the RESET and the STANDBY bits high. These bits can also be controlled through the configuration register.

When the RESET bit is high, the following applies:

The LM9830 enters Transparent mode if using parallel port interface (CMODE = 0).

All state machines are reset. Reset does not affect the values in the configuration registers (except for those indicated with black boxes in the Configuration Register table), or the contents of the gamma RAM or external SRAM.

The STANDBY bit is set by the power on reset signal or by writing to bit 2 of configuration register 07.

11.0 Standby Mode Conditions

The STANDBY bit is set on power-on.

When the STANDBY bit is high, the following applies:

External I/O (whether in Parallel Port or Microprocessor mode) continues to function (in order to enter and exit Standby Mode).

All stepper motor outputs are tri-stated.

The 50MHz oscillator continues to run, but MCLK is turned off inside the LM9830.

Analog blocks are turned off to minimize power consumption.

12.0 Misc. Questions and Answers

Q Where is calibration done?

A Calibration is done on the host computer.

Q Does the LM9830 support 400dpi sensors?

A Yes. Use the 600dpi mode, and understand that the available horizontal resolutions will be 400, 267, 200, 133, 100, 67, 50, and 33.

13.0 General Notes and Troubleshooting Tips

If the LM9830 is reset during a scan (Command register > 0), the gamma table data may be corrupted. Always stop scanning (by setting Command register to 0) and wait 10 ms before resetting the LM9830.

Some of the CCD signals (RS, CP1, and CP2) can have a small pulse when line_end occurs. Line_end resets these signals and depending on how they are programmed to go on and off, line_end can chop off the signal before its programmed off time.

If printer power is off, the printer may short the parallel databus to ground, causing scanner data to be forced to all zeros.

In full duplex modes, the host must read exactly (full - empty) kbytes from buffer - too few and the LM9830 won't resume scanning, too many and the LM9830 will output garbage. The full duplex is mode is not recommended.

The PAUSE bit in the status byte transmitted at the end of a line represents whether or not a PAUSE REQUEST is currently pending. This status byte is assembled at the "Line End" point in time for the line of pixel data just stored in RAM. This signal changes back to 0 when a RESUME REQUEST is made by the Brain. (The signal is actually a PAUSE/RESUME REQUEST.)

The PAUSE bit in the status byte at address 02 in the configuration register represents whether or not a PAUSE has actually occurred.

Registers 4 and 5 only autowrap to 0 from their highest possible legal address. If an address higher than the highest address is written, it will continue to increment (not wrap to 0), and unknown operation may occur. This can not happen unless the host writes an illegal address to the dataport.

The absolute distance between reference sample and signal sample must be 2 MCLKs or greater.

The range of values for the Optical Black (registers 0F and 10), Reset Pulse (11 and 12), CP1 pulse (13 and 14), CP2 pulse (15 and 16), Reference Sample (17), and Signal Sample (18) settings depend on the rate of the pixel data coming from the sensor.

Mode	Pixel Rate	Registers 0F to 18 Range
Pixel Rate Modes	MCLK/24	0 - 23
Line Rate Modes	MCLK/8	0 - 7

Register 1 may change state while being read. Always read it twice in succession to make sure you don't get erroneous data.

Always make sure line length (data pixels end - data pixels start) is >= the horizontal divider. For example, if you are dividing by 12, the line length must be >=12.

The Line End (registers 20 and 21) setting must be programmed as follows relative to the Data Pixels End (registers 24 and 25) setting:

Line End must be >= Data Pixels End + 20

The Data Pixels Start (registers 22 and 23) setting must be >=the Active Pixels Start (registers 1E and 1F) setting.

The MCLK frequency is 25MHz maximum for 12 bit full duplex mode or 8 bit/8 slot mode.

Data reads in 12 bit half duplex mode can not be done while scanning.

The correct Default Phase Difference (registers 52 and 53) must be set for a scan to restart properly following a pause in the scanning. See the LM9830 software for information on setting the DPD register.

Attempting to read out the last pixels transferred into the SRAM may cause the parallel port line buffer to underrun. Always make sure there is at least 1K in buffer (register 01 >= 2) before reading image data.

The number of fullsteps skipped at the start of a scan may be one less than the Fullsteps to Skip at Start of Scan (registers 4A and 4B) setting.

The Scanning Step Size (registers 46 and 47) and Fast Feed Step Size (registers 48 and 49) settings must be > 2.

When reverse is enabled, the LM9830 always stops on Red (line rate color). When reverse is disabled, it will stop on any color.

The value in CR01 is reset by "start of scan reset" sos_reset. sos_reset is asserted near the first line-end after a scan command is written (CR07=03). So if there is a residual value in CR01, it will remain there for up to one line after a scan command is written. CR07=08 (between scans) will reset CR01.


Some counters (register 01, notably), are not reset by the start of a new scan until the first line has been scanned. For this reason the chip should be briefly reset (register 07 = 08h) prior to a scan.

Make sure register 42 is set to the proper value (4 bit nibble or 8 bit bidirectional) for your PC's parallel port mode before attempting to read data from the LM9830.


BUSY may go high by itself for the first few pixels after a scan is started. After starting a scan, wait several ms before talking to the I M9830


When in 1 channel Mode A, the Dataport Target Color (reg03b1-2) value is ignored for gamma reads and writes. The 1 Channel Mode A Channel Color register (reg26b3-4) selects the gamma table to be used when in 1 Channel Mode A. This only applies to the gamma table. Register 3 is used to select the color for gain/offset coefficient data.


Gamma and gain/offset coefficient data should be written with register 7 = 0 (idle). Do not attempt to write gamma or gain/offset coefficient data when scanning (register 7 = 3).



CR = Configured by bits in the Configuration Register







lotor.

Versethrough is generated by rectifying the control outputs from the PC and printer parallel ports. If needed, the 8 bit data lines may be rectified as well to provide additional current.


If the LM9830's TRISTATE output is not forced to ground when the LM9830 power is off, then it needs a pulldown resistor to ground.

ble that a simple tristate buffer (74HCT244) could be used instead of the latch, with pullups/pulldowns defining the signals sent to the printer when the LM9830 is active. It is also possible that one signal (probably INIT) could always be simultaneously connected The 74HCT373 needs to pass 4 lines from the PC to the printer, the 74HCT244 controls 5 lines from the printer to the PC. The latch is needed to hold the 4 inputs to the printer in the state they were in before the LM9830 left the transparent mode. It is possito the printer port and the LM9830, allowing just one 74HCT244 to implement the printer passthrough function.

The final recommended schematic for this mode is an applications issue and will be determined after testing with final silicon.

The design requirements are:

Scanner Active PassThrough LM9830 Power Off	+5V 0V (through pulldown, if necessary)	0V 5V (through pullup) (latches previous states)	LM9830 sends/receives Tristate Tristate	TOFEED, Inputs to LM9830 Tristate Tristate	LIN	PE, LM9830 Outputs Tristate Tristate	
	TRISTATE	LATCH	D0-D7	STROBE, AUTOFEED,	SELECT IN, INIT	ACK, BUSY, PE,	SELECT ERROR



100-Pin Thin Plastic Quad FlatPac (JEDEC) (TQFP) NS Package Number VJD100A Order Number LM9830VJD

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- (a) are intended for surgical implant into the body, or (b) support or system whose failure to perform can be reasonably expected or sustain life, and whose failure to perform, when properly used to cause the failure of the life support device or system, or to in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 1. Life support devices or systems are devices or systems which, 2. A critical component is any component of a life support device affect its safety or effectiveness.



National Semiconductor Corporation

1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

http://www.national.com

National Semiconductor Europe Fax: a49 (0) 180-530 85 86

Email: europe.support @ nsc.com Deutsch Tel: + 49 (0) 180-530 85 85 English Tel: + 49 (0) 180-532 78 32 Francais Tel: + 49 (0) 180-532 93 58 Italiano Tel: + 49 (0) 180-534 16 80

National Semiconductor Hong Kong

13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hona Kona

Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Ltd. Japan Ltd.

Tel: 81-043-299-2308 Fax: 81-043-299-2408